Performance Analysis of Single-Wall Carbon Nanotubes and Copper as VLSI Interconnect

Gurleen Dhillon and Neha Raghu

School of Electrical and Electronics Engineering, Lovely Professional University Phagwara - 144411, Punjab, India; gurleen.18593@lpu.co.in, neha.17822@lpu.co.in

Abstract

The work in this paper analyses the performance of Single Wall Carbon Nanotube (SWCNT) bundles as VLSI interconnect. Using equivalent RLC circuit models described in this paper, comprehensive analysis of delay and power is done at 22nm technology node for both SWCNT bundle and copper. Results show that SWCNT bundle has smaller value of resistance due to longer mean free path and lesser delay than copper. Therefore, SWCNT bundle is a promising alternative to copper as VLSI interconnect for advanced technology nodes.

Keywords: Carbon Nanotubes, Electromigration, Grain Boundary Scattering, Nanotechnology

1. Introduction

An Interconnect material helps in providing electrical connection between different nodes of the electrical circuit. Copper (Cu) was widely used as interconnect material due to its good conductivity and high current density. However, due to advancement in VLSI technology, several problems like surface roughness, grain boundary scattering, and increase in propagation delay, power dissipation and electro migration came into scene. Carbon nanotubes (CNT) has several micrometre long electron mean free path as compared to copper which has a few tens of nm mean free path.

SWCNTs are hollow cylinders formed by only one thin wall of graphene with diameters ranging from 1-2nm. These can be either metallic or semiconducting. Metallic SWCNTs are used as interconnect material because of good thermal and mechanical stability. Isolated CNT gives high resistance, so to overcome this problem CNT bundles are used which consists of large number of isolated CNTs in parallel. Therefore, considerable reduction in resistance is achieved. This paper takes into account the effects of size on the electrical performance of Cu and SWCNT interconnects. The effect of size has been studied and reported in this paper. For technology 22nm and below, Cu interconnects experience electromigration problems which increase its propagation delay as compared to SWCNTs. The rest of this paper is organised as follows: Section II and Section III introduces the electrical equivalent model of copper and SWCNT bundle as an interconnect material and the equations of their impedance parameters respectively. On the basis of impedance parameters Section IV shows the delay and power analysis and comparison of SWCNT bundle and copper at 22nm technology. Finally it is concluded that SWCNT bundle shows better performance than its counterpart and can be successfully used as interconnect for advanced technologies.

2. Copper as an Interconnect

Copper became the preferred interconnect material, especially for submicron and deep submicron high density and high performance chips. Copper has been evaluated as an interconnect material due to its high electrical conductivity and relatively high melting temperature around 1,357K. The equivalent RLC circuit model of copper is shown in Figure 1.
a. Resistance of Copper as an Interconnect
The resistance of Copper Interconnect is given by equation (2) as-

\[ R_{Cu} = \rho(T) \left( \frac{l}{w \cdot t} \right) \quad (2) \]

Where, ‘\( \rho(T) \)’ is the temperature dependent resistivity of copper, ‘\( l \)’ is the interconnect length, ‘\( w \)’ is the width and ‘\( t \)’ is thickness of the wire as given in Table 1.

b. Capacitance of Copper as an Interconnect
The capacitance of copper as an interconnect material is given by the Ground Capacitance due to area and fringing flux associated with underlying plane as shown in Figure 2. below-

\[ C_g = \varepsilon \left[ \frac{w}{h} + 2.22 \left( \frac{s}{s + 0.70h} \right) + 3.19 + 1.17 \left( \frac{s}{s + 1.51h} \right)^{0.76} \left( \frac{t}{t + 4.53h} \right)^{0.12} \right] \quad (3) \]

Where, \( C_g \) is ground capacitance per unit length. In above equation (3), ‘\( s \)’ is the separation between copper wires and is taken equal to the width and ‘\( h \)’ is the height of the wire. ‘\( \varepsilon \)’ is the relative permittivity of copper wire and its value depends upon technology.

c. Inductance of Copper as an Interconnect
The Inductance of Copper wire as an interconnect is given by equation (4) as-

\[ L_{Cu} = \frac{\mu_0}{2\pi} \ln \left( \frac{2l}{(w + t)} \right) + \frac{1}{2} + 0.22 (w + t)/l \quad (4) \]

Where, ‘\( \mu_0 \)’ is absolute permeability and its value is \( 4\pi \times 10^{-7} \) H/m.

3. SWCNT as an Interconnect
Carbon nanotubes are the strongest and stiffest materials discovered in terms of tensile and thermal strength. Basically, there are two types of CNTs- Single walled CNT (SWCNT) and Multiwall CNT (MWCNT). CNTs containing one thin wall of graphene sheet are SWCNTs having diameter in the range 1-2nm. Some CNTs which contain many concentric SWCNT like graphene tubes. These are termed MWCNT. Among these, SWCNT have been the choice because of its lower resistivity resulting from longer mean free path as an interconnect material.

---

**Figure 1.** Equivalent RLC Circuit Model of Copper Interconnect.

**Figure 2.** Cross section depicting Copper wires.

**Figure 3.** a). Single wall CNT (SWCNT), b). Multi wall CNT (MWCNT).

---

**Table 1.** Simulation Parameters

<table>
<thead>
<tr>
<th>Technology</th>
<th>32nm</th>
<th>22nm</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vdd</td>
<td>0.9V</td>
<td>0.7V</td>
</tr>
<tr>
<td>Length(l)</td>
<td>500um</td>
<td>500um</td>
</tr>
<tr>
<td>Width(w)</td>
<td>48nm</td>
<td>32nm</td>
</tr>
<tr>
<td>Thickness(t)</td>
<td>144nm</td>
<td>96nm</td>
</tr>
<tr>
<td>A/R (Global)</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>Separation between wires(s)</td>
<td>48nm</td>
<td>32nm</td>
</tr>
<tr>
<td>Height(h) ILD Thickness</td>
<td>110.4nm</td>
<td>76.8nm</td>
</tr>
<tr>
<td>( \rho_0 (\mu\Omega \cdot \text{cm}) ) (Copper)</td>
<td>3.52</td>
<td>4.2</td>
</tr>
<tr>
<td>( \varepsilon ) Relative</td>
<td>2.25</td>
<td>2.05</td>
</tr>
</tbody>
</table>
3.1 Impedance Parameters for SWCNT Bundle Interconnect

SWCNT-bundle interconnect comprises of identical metallic single-walled carbon nanotubes packed hexagonally. Each CNT surrounds six immediate neighbours; as shown in Figure 4. their centre’s uniformly separated by a distance ‘x’. The best performance is achieved with densely packed structure having ‘x’=d’ (CNT diameter)\(^3\).

The expression(7) gives the total number of CNTs ‘\(n_{\text{CNT}} \)’ in the bundle, where ‘\(n_h \)’ is the number of “rows” in the interconnect bundle and ‘\(n_w \)’ is the number of “columns” in the bundle[2]-

\[
\begin{align*}
  n_w &= \frac{(w - d)}{x}, \\
  n_h &= \frac{(h - d)}{\sqrt{3} x} + 1, \\
  n_{\text{CNT}} &= n_w n_h - \frac{n_h - 1}{2},
\end{align*}
\]

if \(n_h\) is even = \(n_w n_h - \frac{n_h - 1}{2}\),

if \(n_h\) is odd

Where, ‘h’ is the thickness, ‘w’ is the width of the SWCNT bundle and generally, height is generally thrice the width for all technologies. The electrical equivalent RLC Circuit Model of the SWCNT bundle Interconnect is shown in Figure 5. below-

a. Resistance of a SWCNT-bundle

With \(N\) conducting channels in parallel, the resistance of SWCNT is \(h/Ne^2T\), where ‘e’ is electron charge and ‘T’ is electron transmission coefficient. There are 4 parallel conducting channel in SWCNT (\(N=4\)). Assuming perfect contacts (\(T=1\)), the resistance of an SWCNT is \(h/4e^2\). In the equivalent circuit, this resistance \(R_c\) is equally divided between the contacts at the two ends of the nanotube given as-

\[
R_c = \frac{h}{4e^2} \tag{8}
\]

If the tube length (\(L\)) is larger than mean free path then electron scattering gives rise to an additional resistance\(^5\). This resistance increases with increase in SWCNT length and is expressed as-

\[
R_{\text{CNT}} = \left(\frac{h}{4e^2}\right) \frac{L}{l_0} \tag{9}
\]

The contact imperfection also leads to a very large value of resistance. SWCNT resistance of the order of 6-100 kΩ has been reported.

b. Capacitance of a SWCNT-bundle

The effective capacitance (\(C_{\text{Bundle}}\)) is the series combination of quantum capacitance of bundle which accounts for the quantum electrostatic energy stored in the nanotube when it carries current and electrostatic capacitance of SWCNT bundledue to charge stored by SWCNT ground plane system\(^6\) and is given as-

\[
C_{\text{Bundle}} = \left(\frac{C_{\text{EBundle}}}{C_{\text{EBundle}} + C_{\text{QBundle}}}\right)
\]

Where, the values of \(C_{\text{EBundle}}\) and \(C_{\text{QBundle}}\) are given by equations (17) and (18) respectively and ‘\(v_f\)’ is the Fermi velocity of electron and its value is \(8*10^5\) m/sec.

\[
C_{\text{EBundle}} = 2\left((2e^2)/(hv_f)^2\right) \frac{3(n_h - 2)(2\pi/e)}{51n_f^2} \tag{11}
\]

\[
C_{\text{QBundle}} = \left((2e^2)/(hv_f)^2\right) n_{\text{CNT}} \tag{12}
\]

c. Inductance of a SWCNT-bundle

The inductance of a SWCNT bundle\(^8\) is due to the parallel combination of the inductances corresponding to each CNT present in SWCNT bundle, and is given by equation (19) as-

\[
L_{\text{Bundle}} = \frac{L_N + L_K}{n_{\text{CNT}}} \tag{13}
\]

In above equation(20), total Magnetic energy resulting from the current flowing in the wire gives Magnetic Inductance \(L_N\) and is expressed as-
Performance Analysis of Single-Wall Carbon Nanotubes and Copper as VLSI Interconnect

\[ L_{K} = \frac{h}{2e^2 v_f} \]  
(15)

4. Results and Discussions

The impedance parameters of copper and SWCNT bundle Interconnect are calculated from equations (1-15). Using the values obtained from these equations, resistance, capacitance and inductance are plotted at semi global and global length at 22nm technology node for both Copper and SWCNT as shown in Figure 6-8.

It is very much evident from the results that the value of resistance and inductance is higher for copper than SWCNT at global length. This is due to shorter mean free path of electrons in case of copper as a result they undergo successive collisions at scaled technology lengths.

However, the value of capacitance is more for SWCNT than copper and it contributes to more Power dissipation in this case. Further RLC delay and Power analysis is done using Tanner Tool and the simulated results are shown in Figure 9-10.

![Figure 6. Comparison of Resistance between SWCNT and Copper at 22nm Technology.](image)

![Figure 7. Comparison of Capacitance between SWCNT and Copper at 22nm Technology.](image)

![Figure 8. Comparison of Inductance between SWCNT and Copper at 22nm Technology.](image)

![Figure 9. Delay Analysis between SWCNT and Copper at 22nm Technology.](image)

![Figure 10. Power Analysis between SWCNT and Copper at 22nm Technology.](image)
Figure 9-10 shows simulation results for delay and power comparison of copper and SWCNT at 22nm technology node. Fig.9 depicts that SWCNT exhibits lesser delay than copper at all length varying from 100um to 1000um. Thus, SWCNT is advantageous in terms of speed capability than copper.

Figure 10 presents that SWCNT undergo more power dissipation than copper due to its larger value of capacitance. However, this capacitance can be reduced to smaller value by varying other nanotube parameters like its diameter. By using large diameter SWCNT tube, its capacitance can be reduced to a smaller value. Thus, SWCNT proves to be a better material for interconnect applications in VLSI circuits at nanoscale technologies.

5. Conclusion

The comparison between copper and SWCNT as VLSI Interconnects has been studied extensively and it is found that the densely packed CNT bundle interconnects show significant improvement in performance as compared to copper interconnects, in spite of imperfect metal-nanotube contacts. The values of resistance and capacitance offered by SWCNT bundle interconnects can further affect performance parameters like delay and power dissipation. The Copper Interconnect offers a large value of resistance as compared to CNT bundle interconnects. Although the capacitance offered by SWCNT bundle is more than copper interconnect leading to more power dissipation but it can be optimized by choosing an appropriate diameter of the CNT tubes in bundle. Inductances can be ignored in the performance analysis because the resistive impedances are very much higher than the inductive impedances at any length of interconnects. Therefore, SWCNT provides an appropriate alternative to Copper Interconnects

6. References


