Improvement in the Synchronization Process of the Voltage-Sourced Converters Connected to the Grid by PLL in Order to Detect and Block the Double Frequency Disturbance Term

Hamidreza Mahdian¹*, Mohamadreza Hashemi² and Ali Asghar Ghadimi³

¹Department of Electrical Engineering, Science and Research Branch, Islamic Azad University, Arak-Iran; Hamidreza_mahdian@yahoo.com
²Department of Electrical Engineering, Science and Research Branch, Islamic Azad University, Arak-Iran; Mohamadreza_hashemi@yahoo.com
³Department of Electrical Engineering, Faculty of Engineering, Arak University, Arak-Iran; a-ghadimi@araku.ac.ir

Abstract
Phase-Locked Loop (PLL) Structures have many applications in power system engineering. When required the synchronous performance of Voltage Sourced Converter (VSC) with Grid, such as wind power generation system, active filters, HVDC transmission lines and FACTS devices, the most common method for accurate estimation of frequency of network, is to use a PLL. However, problems such as grid disturbances due to noise, voltage unbalances, lack of coordination, changes in grid frequency and harmonics can produce a frequency disturbance, twice the grid frequency and disturbed PLL and also the control system connected to it. In this paper, common structures of PLL is introduced. After that, unbalance and disturbance in the three phase input of PLL is studied. Then for idea and invention in PLL, a new control method based on predictive control technique is used in the control strategy of converter. Furthermore, the use of type III controller in PLL to ensure optimal performance in various conditions is proposed in this paper. How to set the parameters of the proposed controller is described by the Bode stability criterion. Conducting simulations to evaluate the performance of the proposed method is done in PSIM software. According to the proposed method and the result observed, the double frequency disturbance term is weakened and also the transient state is improved.

Keywords: Phase-Locked Loop (PLL), Voltage-Sourced Converters (VSC), Synchronization, Current Control, Unbalanced Voltage.

1. Introduction
In order to connect to AC network and inject power by power electronic converters, we require knowing the precise phase angle of voltage. It means that the injected voltage must be in phase with the grid voltage. So it must be synchronized when connected the voltage sourced converter to grid. Here, kind of VSC is grid imposed frequency VSC system. PLL is the mechanism to ensure that the converter is synchronized with grid [1]. So existence of PLL in the converter control system is mandatory.

Current techniques that estimate the frequency are sampled voltage and current. If we consider pure sinusoidal voltage system, by measuring the time between zero crossings of the signal, the frequency can be easily calculated. Furthermore, the wide spread use of power electronics devices in the power generation, transmission, distribution and utilization of electrical energy, has led to change the actual shape of the voltage wave form. Consequently, in practice given signal from power system is associated with noise and distortion, so we need to be able to use more advanced techniques that frequency can be calculated with reasonable

* Corresponding author:
Hamidreza Mahdian (Hamidreza_mahdian@yahoo.com)
speed and accuracy. With acceptance of this difficulty, the fact that the behavior of the power system is a flexible system that cannot be predicted accurately, the problem is even more visible. So we need a way to calculate frequency in minimum possible time with maximum accuracy [15].

But when the network is unstable, we have the problem of second harmonic oscillations. The second harmonic oscillations in system, in term of control, the control variables have been second harmonic frequencies and our physical quantities have the second ripple frequency [2,5].

The task of identify and block the negative sequence component is of the equipment named PLL, to determine the phase angle of the voltage source. So when these imbalance conditions occur in the circuit, we face two problems. One must avoid the influence of the negative sequence leading to second harmonic oscillations to grid and another is that we should modify our higher current control strategy.

Classification of different PLLs and also their advantages and disadvantages were illustrated in Table I [15–20]. (T stands for the meaning of “theoretical feasibility” in this case)

This paper is arranged in the following sections: In section 2, the control system of Voltage-Sourced Converters in dq frame are described. In section 3, the common technique for designing controller have been reviewed, In section 4, proposed design guide lines have been studied and control structure of PLL and the position of the proposed control structures has been discussed. In section 5, the results of obtained simulations conducted to evaluate the effectiveness of the proposed model are presented. Section 6 allocated to references.

2. The Control System of Grid Connected Voltage-Sourced Converters [1]

Figure 1 represents a voltage-sourced converter connected to the grid with an overview of its control system. Inverters in distributed generation systems can be utilized in three control forms. Thus the inverters control can be as one of the following three forms [12]:

1. Constant Current controlled Voltage-Sourced Inverters (VSI)
2. Constant P-V controlled Voltage-Sourced Inverters (VSI)
3. Constant P-Q controlled Voltage-Sourced Inverters (VSI)

In this paper, the type of current control is constant power (active and reactive). As can be seen, control in these converters is in a rotating reference frame (dq frame) rotating with angular speed of \( w_0 \) and we have the following:

<table>
<thead>
<tr>
<th>Table I. Selection guidance for specific applications [4]</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Design Simplicity</strong></td>
</tr>
<tr>
<td>SF-PLL</td>
</tr>
<tr>
<td>PQ-PLL</td>
</tr>
<tr>
<td>DSF-PLL</td>
</tr>
<tr>
<td>SSI-PLL</td>
</tr>
<tr>
<td>DSOGI-PLL</td>
</tr>
<tr>
<td>EPLL</td>
</tr>
<tr>
<td>3MPLL</td>
</tr>
<tr>
<td>Q-PLL</td>
</tr>
<tr>
<td>RPLL</td>
</tr>
<tr>
<td>PPLL</td>
</tr>
<tr>
<td>ALC-PLL</td>
</tr>
<tr>
<td>MR-PLL</td>
</tr>
<tr>
<td>APLL</td>
</tr>
<tr>
<td>ZCD</td>
</tr>
<tr>
<td>SV</td>
</tr>
<tr>
<td>WLSE</td>
</tr>
</tbody>
</table>
Improvement in the Synchronization Process of the Voltage-Sourced Converters Connected to the Grid by PLL in Order to Detect and Block the Double Frequency Disturbance Term

\[ \omega = \frac{dp}{dt} \]  

(1)

Suppose that balanced AC system voltage is defined as:

\[
\begin{align*}
V_{ad}(t) &= \hat{V}_a \cos(\omega_d t + \theta_0) \\
V_{bd}(t) &= \hat{V}_a \cos(\omega_d t + \theta_0 - \frac{2\pi}{3}) \\
V_{cd}(t) &= \hat{V}_a \cos(\omega_d t + \theta_0 - \frac{4\pi}{3})
\end{align*}
\]  

(2)

Then after the dynamic equations reflect the performance of the AC converter, Figure 1, in the reference frame we have:

\[
L \frac{di_d}{dt} = L \omega(t) i_q - (R + r_m) i_d + V_{ad} - V_{id}
\]  

(3)

\[
L \frac{di_q}{dt} = -L \omega(t) i_d - (R + r_m) i_q + V_{aq} - V_{iq}
\]  

(4)

\[
\frac{dp}{dt} = \omega(t)
\]  

(5)

\[
V_{ad} = \hat{V}_a \cos(\omega_d t + \theta_0 - \rho)
\]  

(6)

\[
V_{aq} = \hat{V}_a \sin(\omega_d t + \theta_0 - \rho)
\]  

(7)

Active and reactive power exchange with the grid is defined as follows:

\[
P_i(t) = \frac{3}{2} \left[ V_{ad}(t) i_d(t) + V_{aq}(t) i_q(t) \right]
\]  

(8)

\[
Q_i(t) = \frac{3}{2} \left[ -V_{ad}(t) i_q(t) + V_{aq}(t) i_d(t) \right]
\]  

(9)

Basically, the obvious advantage of transferring data to the rotating reference frame is dependent upon the choice of dq frame speed. If \( \omega = \omega_0 \) and \( \rho(t) = \omega_0 t + \theta_0 \), then \( V_{aq} = 0 \) and \( V_{ad} \) will be equal to voltage amplitude. In this case values of all variables in dq frame \( (i_d, i_q, \ldots) \) are DC component in steady state and to achieve the desired response, we can utilize the ordinary PI controllers in control structures of these converters. The control mechanism which ensures simultaneously that \( \rho(t) = \omega_0 t + \theta_0 \) is known as Phase Locked Loop or PLL. In this case because the angular speed of dq frame is the same as the grid frequency, it is called Synchronous Reference Frame (SRF). Then the possibility of controlling the active power of converter by \( d \) current component and reactive power of converter by the \( q \) component is made.

\[
P_i(t) = \frac{3}{2} V_{ad}(t) i_d(t)
\]  

(10)

\[
Q_i(t) = -\frac{3}{2} V_{ad}(t) i_q(t)
\]  

(11)

Appropriate response of the converter control system or in other words to track the reference value of active and reactive power, largely dependent to appropriate application of PLL accurate estimation of frequency and voltage phase angle. Therefore the appropriate design of different blocks of this loop and evaluation of its performance is vital.

### 3. Proposed Type-4 PLL

#### 3.1 Compensator Design in Order to have the Zero Steady State Error for All Different Inputs

In this section, different approaches to design a PLL are investigated [6–10]. And then the proposed idea is illustrated. In each case, the general structure is presented and its advantages and limitations are briefly discussed.

Figure 2 (a) illustrates the basic scheme of a conventional SRF-PLL, in which \( LF(s) \) is the LF transfer function. Supposing that, the three phase input voltages are balanced and undistorted, the small signal model of the SRF-PLL can be obtained as shown in Figure 2 (b), where \( \theta \) and \( \theta' \) are the input and estimated phases, respectively. \( \theta_e \) is the phase error, and \( V \) is the input voltage amplitude. It is
shown in [7, 8, 11] that, considering the LF as a proportion-al-integral (PI) controller (i.e.,\n\[ LF(s) = K_p + \frac{K_i}{s} \]
where \( K_p \) and \( K_i \) are the proportional and integral gains, respectively) results in a type-2 PLL.

The question is: what form of \( LF(s) \) is required to realize a type-3 PLL? It is known that, the type-3 PLLs are able to track a frequency ramp input with zero steady state phase error. So to realized a type-3 PLL, \( LF(s) \) should be designed such that, for \( q \omega = \Delta \omega \)

\[ \lim_{t \to \infty} \theta_e(t) = 0. \]

From Figure 2 (b) the phase error Laplace transform in response to a frequency ramp input is:

\[ \theta_e(s) = \frac{s}{s + LF(s)V} \theta(s) = \frac{1}{s} \frac{\Delta \omega}{s + LF(s)V} \]

Applying the final value theorem to (12), yields the steady state phase error, \( \theta_{e,ss} \) as:

\[ \theta_{e,ss} = \lim_{t \to \infty} \theta_e(t) = \lim_{s \to 0} s \theta_e(s) = \lim_{s \to 0} \frac{\Delta \omega}{s + LF(s)V} \]

For \( \theta_{e,ss} \) to be zero, it is required that, LF have a transfer function as \( LF(s) = \frac{n(s)}{s^2} \), where \( n(0) \neq 0 \), where \( n(s) \) is a polynomial of order smaller than or equal to 2. Based on this, the open loop transfer function can be obtained from Figure 2 (b) as:

\[ G_o(s) = \frac{\phi(s)}{\phi(s)} = s \frac{n(s)V}{s^3} \]

From (14), it is obvious that the asymptotic plot of \( G_o(s) \) has a phase of \(-270^\circ\) at zero frequency and a slope of \(-60 \text{dB/dec}\) at low frequency. Therefore to stabilize the system, the LF must have a pair of zeros before the gain crossover frequency \( \omega_c \). Notice that presence of two zeros before \( \omega_c \) break the asymptotic slope to \(-20 \text{dB/dec}\) and push the phase up to \(180^\circ\) of negative phase and consequently stabilize the system. So to realize a type-3 PLL, the LF transfer function should be of the form:

\[ LF(s) = \frac{n(s)}{s^2} = \frac{c_{n2}s^2 + c_{n1}s + c_{n0}}{s^2} \]

where \( c_{n0}, c_{n1}, c_{n2} \) are non-zero positive constants.

Based on Figure 2 (b) and considering the LF transfer function as that given in (4), the characteristic polynomial of the type-3 SRF-PLL can be obtained as

\[ s^3 + Vc_{n1}s^2 + Vc_{n0}s + Vc_{n0} = 0 \]

Applying the Routh-Hurwitz stability criterion to (16) yields:

\[ V > \frac{c_{n0}}{c_{n1}c_{n2}} \]

which means to ensure the stability, the input voltage amplitude should be greater than \( \frac{c_{n0}}{c_{n1}c_{n2}} \), so the possibility of instability under severe voltage sags or faults is a serious drawback associated with the type-3 SRF-PLL. And it has a constant phase error under frequency parabolic input.

Now, Another question is: what form of \( LF(s) \) is required to realize a type-4 PLL? It is known that, the type-4 PLLs are able to track a frequency parabolic input with zero steady state phase error.

So to realize a type-4 PLL, \( LF(s) \) should be designed such that, for \( q \omega = \Delta \omega \)

\[ \lim_{t \to \infty} \theta_e(t) = 0. \]

From Figure 2 (b), the phase error Laplace transform in response to a frequency parabolic input is:

\[ \theta_e(s) = \frac{s}{s + VLF(s)} \theta(s) = \frac{s}{s + VLF(s)} = \frac{1}{s} \frac{\Delta \omega}{s + VLF(s)} \]

Applying the final value theorem to (18), yields the steady state phase error, \( \theta_{e,ss} \) as:
\[ \theta_{c,ss} = \lim_{t \to \infty} \theta_e(t) = \lim_{s \to 0} \Theta_e(s) = \lim_{s \to 0} \frac{1}{s} \frac{\Delta \omega}{s + LF(s)V} \]  

For \( \theta_{c,ss} \) to be zero, it is required that LF have a transfer function as one of the three following functions:

\[ LF(s) = \frac{k_p s + k_i s^2 + (2\omega)^2}{s} \]  

\[ LF(s) = \frac{k_p s + k_i s^2 + (2\omega)^2}{s^2 + 2\zeta \omega_n s + \omega_n^2} \]  

\[ LF(s) = \frac{k_p s + k_i s^2 + (2\omega)^2}{s^2 + \omega_q^2} \]

For compare and contrast, different kinds of Loop filter are as follows:

<table>
<thead>
<tr>
<th>Type of PLL</th>
<th>Kind of loop filter</th>
</tr>
</thead>
<tbody>
<tr>
<td>Type-2</td>
<td>( LF(s) = \frac{k_p s + k_i s^2 + (2\omega)^2}{s} )</td>
</tr>
<tr>
<td>Type-3</td>
<td>( LF(s) = \frac{\omega_n^2}{s^2 + 2\zeta \omega_n s + \omega_n^2} )</td>
</tr>
<tr>
<td>Type-4</td>
<td>( LF(s) = \frac{k_p s + k_i s^2 + (2\omega)^2}{s^2 + \omega_q^2} )</td>
</tr>
</tbody>
</table>

Table II provides a comparison between the type-2, type-3 and type-4 SRF-PLL in terms of the steady-state phase-error for different types of inputs.

### 3.2 Compensator Design in Order to Block the Double Frequency Disturbance Term

There are many different methods for designing the PI-regulator gains \( K_c \) and \( \tau \) which method is the most suitable depends on the criteria of the regulator. Dynamic performance of the PLL is highly influenced by the compensator \( H(s) \). Consider the block diagram of Figure 3 indicating that the reference signal, \( \omega_s t + \theta_0 \), is composed of a constant component, that is, \( \theta_0 \), and a ramp function, that is, \( \omega_s t \). Since the loop gain includes an integral term, \( \rho \) tracks the constant component of the reference signal with zero steady-state error. However, to ensure a zero steady-state error for the ramp component, the loop gain must include at least two integrators. Therefore, \( H(s) \) must include at least one integral term, that is, one pole at \( s=0 \). The other poles and zeros of \( H(s) \) are determined mainly on the basis of the closed-loop bandwidth of the PLL and stability indices such as phase margin and gain margin.

Unbalanced voltages and harmonic distortions in PLL input is an inevitable matter. This unbalance and different harmonics can cause disfunction in PLL performance. In general, equation (12) is used to display input three phase voltages of PLL. In this equation, assume that \( V_{abc} \) represents an unbalanced voltage with a negative-sequence fundamental component and a fifth-order harmonic component [14, 16], as:

\[ V_{abc}(t) = V_i \cos(\omega_s t + \theta_0) + k_i V_i \cos(5\omega_s t + \theta_0) + k_5 V_i \cos(5\omega_s t + \phi_5) \]

\[ V_{ab}(t) = V_i \cos(\omega_s t + \theta_0 - \frac{2\pi}{3}) + k_1 V_i \cos(\omega_s t + \theta_0 - \frac{4\pi}{3}) + k_5 V_i \cos(5\omega_s t + \phi_5 - \frac{4\pi}{3}) \]

\[ V_{a}(t) = V_i \cos(\omega_s t + \theta_0 - \frac{4\pi}{3}) + k_1 V_i \cos(\omega_s t + \theta_0 - \frac{2\pi}{3}) + k_5 V_i \cos(5\omega_s t + \phi_5 - \frac{2\pi}{3}) \]

(23)
sequence (fundamental) component. The space phasor corresponding to $V_{sabc}$ is:

$$\tilde{V}_s = \tilde{V}_i e^{j(\omega t + \theta_0)} + K_1 \tilde{V}_s e^{-j(\omega t + \theta_0)} + K_3 \tilde{V}_s e^{-j(3\omega t + \theta_0)}$$  \hspace{1cm} (24)

If the PLL of Figure 4(a) is under a steady-state operating condition, that is, $\rho = \omega_0 t + \theta_0$, then based on Park transformation $V_{sd}$ and $V_{sq}$ are:

$$V_{sd} = \tilde{V}_i + K_1 \tilde{V}_s \cos(2\omega_0 t + 2\theta_0) + K_3 \tilde{V}_s \cos(6\omega_0 t + \theta_0 + \phi_3)$$  \hspace{1cm} (25)

$$V_{sq} = -K_1 \tilde{V}_s \sin(2\omega_0 t + 2\theta_0) - K_3 \tilde{V}_s \sin(6\omega_0 t + \theta_0 + \phi_3)$$  \hspace{1cm} (26)

Equations (19) and (20) indicates that, in addition to DC component, $V_{sd}$ and $V_{sq}$ include sinusoidal components with frequencies $2\omega_0$ and $6\omega_0$.

The basic structure of a Phase-locked loop (PLL) is shown in Figure 4(b). It consists of three fundamental blocks:

1. The phase detector (PD): This block generates an output signal proportional to the phase difference between the input signal, $v$, and the signal generated by the internal oscillator of the PLL, $\tilde{V}_i$. Depending on the type of PD, high frequency AC components appear together with the DC phase angle difference signal.

2. The loop filter (LF): This block presents a low pass filtering characteristics to attenuate the high frequency AC components from the PD output. Typically, this block is constituted by a first-order low pass filter or a PI controller.

3. The voltage controlled oscillator (VCO): This block generates at its output an AC signal whose frequency is shifted with respect to a given central frequency, $\omega_c$, as a function of the input voltage provided by the LF.

Since during a fault, an unbalance in grid voltage is created, so $d$ and $q$ axis component are generated in the PLL input. This negative sequence cause a frequency twice the grid frequency in $V_{sd}$ and $V_{sq}$ (Figure 5). So the closest undesirable frequency that is established in PLL and should be removed is twice the grid frequency. Since, only DC part of $V_d$ and $V_q$ components is needed to extract the frequency and phase, the closed loop characteristics ($H(s)$) should be a low pass filter. (Because $V_d$ and $V_q$ components are normally DC values (i.e. with zero frequency) we should use the low pass filter with high gain in low frequencies.) Another problem is that in equation (17), we must inquire how much is the size of $k_1$ in normal mode or it is how many percent of the fundamental component. This
value is how much in a state of unbalance? And to what extent it is harmful to the performance of PLL?

According to literature (various references), the amplitude of the negative sequence in normal mode of grid is $k_1 = 0.01$, that in unbalance condition, this value reach to $k_1 = 0.5$ or fifty percent of the fundamental component. In order not to disrupt the PLL, this value should be reach to 0.01. So closed loop gain in this frequency must be a value to set $k_1$ to 0.01. (Table III)

When the negative sequence component is created, the amplitude of this component must be blocked. Maximum amplitude is fifty percent of the main component.

In Normal mode operation this component is exist, but in this case amplitude is equal to 0.01 range of the fundamental component. (Figure 6)

To solve the problem of double frequency disturbance term, we use the type-3 controller. Existence of integral term in controller is an evidence to increase gain at low frequencies which makes the Bode diagram decrease with slope of $-20 \, \text{dB/dec}$. This controller increased the frequency of the desired phase so that phase margin is increased. Moreover, the controller has a good roll-off rate at high frequencies.

### 3.3 Improved Compensator Design Proposed for PLL

In general, the type-3 compensator transfer function for Figure 3 is as follows:

$$G_{type3} = K \left( \frac{s}{\omega_c} + 1 \right)^2 $$

(27)

In continue, the controller coefficients ($K$, $\omega_c$, $\omega_p$) can be obtained as follows:

A Bode diagram of overall shape of the open loop system with the controller is as follows:

As clearly shown in Figure 7, because the number of poles of the system and controller ($G_{type3} \times \frac{1}{2}$) is two more than the zeros of the system and controller, we have a line with negative slope of $-40 \, \text{dB/dec}$ at high frequencies in Bode diagram. So we get interpretation of the cut off frequency ($\omega_c$).

The first and smallest frequency that we will not want to appear in the output is 120 Hz, that should remove (filter) the frequencies more than 120 Hz.

As mentioned above, in normal state $k_1 = 0.01$ and in unbalanced condition it reaches to 0.5. So, the closed loop gain of the system (by controller) must be determined so that gain in $f=120 \, \text{Hz}$ reached 0.01. To obtain the attenuation coefficient that it is not affected PLL, the attenuation in wave form in 120 Hz is calculated as:

$$\alpha \times 0.5 = 0.01 \rightarrow \alpha = \frac{0.01}{0.5} = \frac{1}{50} = \frac{2}{100} \quad (28)$$

$$20 \log \left( \frac{2}{100} \right) = -33.97 = -34 \, \text{dB} \quad (29)$$

$\alpha$ is the gain of the system at $f=120 \, \text{Hz}$. $\alpha$ is created $-34 \, \text{dB}$ attenuation at $f=120 \, \text{Hz}$.

According to the line equation, $(y-y_0 = m(x-x_0))$ and at one point ($-34 \, \text{dB}, 120 \, \text{Hz}$) and the slope $-40 \, \text{dB/dec}$, we get out of here $\omega_c$, $\omega_p$ or transition frequency of interest is where the diagram breaks the 0 dB axis. (Note that transition
frequency or cut off frequency is in which the system gain (the size of the open loop transfer function) is equal to 1, or in other words, when we equalize \(|GH| = 1 = 0 \text{ dB}\), the obtained frequency is the cut off frequency.

\[
GH \text{ cut off frequency} = 1 \omega
\]

In fact, \(\omega_p\) that is the place of changing slope to \(-40 \text{ dB/dec}\) in Bode diagram, should selected before \(\omega_c\) \((2\pi \times 120 \text{ Hz})\) to create high frequency attenuation.

Zeros should be nearly close to the origin and long before \(\omega_p\). We consider line equation in format of equations:

\[
G_m \text{ dB dB dec} \left( \omega \right) = -40 \omega + c \rightarrow \omega = \frac{48.8}{40} = 1.22 \text{ dec}
\]

In the above equations, \(\omega_c\) is of log \(f\), so now we make the inverse logarithm.

\[
f = 10^x = 16.6 \text{ Hz}
\]

\[
\omega_c = 2\pi f = 104 \text{ rad/s}
\]

equency, so \(\omega_p = 75\) and \(\omega_c = 6.5\) is selected.

As mentioned above, the nature of controller is so that poles should be enough before zeros, in order to compensate droop frequency, so \(\omega_p = 75\) and \(\omega_c = 6.5\) is selected.

Now, to calculate the last parameter, \((k)\), the size of the closed loop transfer function equalized to 1 or 0 dB. \(K\) is calculated as follows:

\[
G(s) = \left( \frac{G_0}{G_1} \right) = K
\]

As a result, corresponding controller is obtained according to equation \((16)\) as follows:

\[
H(s) = \frac{4.264 \times 10^5 s^3 + 5.35 \times 10^5 s + 1.683 \times 10^7}{39.48 s^3 + 5953 s^2 + 2.244 \times 10^5 s}
\]
Improvement in the Synchronization Process of the Voltage-Sourced Converters Connected to the Grid by PLL in Order to Detect and Block the Double Frequency Disturbance Term

Figure 9. Frequency response of the open loop system with proposed compensators.

Table IV. Results

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Phase Margin</td>
<td>P.M. = 82.6°</td>
</tr>
<tr>
<td>Cut-off frequency</td>
<td>$\omega_c = 11.5$ Hz</td>
</tr>
</tbody>
</table>

at a selected frequency. So it can increase cut-off frequency and bandwidth to get faster the response speed of system.

In next section, the simulation results confirmed the calculated controller, the symmetrical short circuit is simulated and tested on different conditions.

4. Simulation Results

Due to type-3 controller presented in last section and equations obtained in this way, all simulations using type-3 and predictive controllers have been presented. Simulations were carried out in Figure 12. Figure 12 To Figure 15 by PSIM software and plotted in MATLAB software. In this section, the following simulation results will be presented.

1. Evaluation of system behavior during start-up.
2. Evaluation of system behavior during voltage unbalance in three phase system.
3. Evaluation of system behavior when changing frequency.
4. Evaluation of dynamic behavior of system in response to step changes in the reference frame of the active and reactive power.

4.1 Single Line Diagram of the Studied System

Single line diagram of the power system is given in Figure 11.

4.2 Introducing the Studied System

Simulations were carried out on studied system of Figure 11 with parameters of Table V. The studied system is consisting of a three phase voltage-sourced converter that is connected to an infinite bus through a filter and dq reference frame is used in its control strategy.

4.3 PLL Behavior on Start-up

Figure 12 illustrates the start-up transient of the PLL with proposed controller. As shown in Figure 12 in $t = 0.05$ sec transient time is finished, $f = 60$ Hz and also $V_{sq}$ remains on zero.

4.4 PLL Behavior During Voltage Unbalance in Three Phase System

Figure 13 illustrates the dynamic response of the PLL to a sudden imbalance in $V_{abc}$. Initially, the PLL is in a steady state. At $t = 0.25$ sec, the AC system voltage $V_{abc}$ becomes unbalanced such that $V_{ua}$ undergo step changes, from 391 to 260 $V$, and at $t = 0.35$ sec, $V_{abc}$ reverts to its balanced pre disturbance condition. Figure 13 shows that $V_{sq}$ have an average DC value at zero. It also shows that $V_{id}$ and $V_{iq}$ includes a 120–$Hz$ sinusoidal
Table V. Information of inverter, filter, network and controller

<table>
<thead>
<tr>
<th>Quantity</th>
<th>Symbol (Dimension)</th>
<th>Parameter</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Inverter Parameters</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{DC} = 1250 \text{ V}$</td>
<td>$V_{DC} \text{ (V)}$</td>
<td>Input DC link voltage</td>
</tr>
<tr>
<td>$f_s = 3420 \text{ Hz}$</td>
<td>$f_s \text{ (Hz)}$</td>
<td>Sampling frequency (Switching frequency)</td>
</tr>
<tr>
<td>$r_{on} = 0.88 \text{ mΩ}$</td>
<td>$r_{on} \text{ (mΩ)}$</td>
<td>Resistor</td>
</tr>
<tr>
<td><strong>Filter Parameters</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$L = 100 \mu\text{H}$</td>
<td>$L \text{ (μH)}$</td>
<td>Filter Inductance</td>
</tr>
<tr>
<td>$R = 0.75 \text{ mΩ}$</td>
<td>$R \text{ (mΩ)}$</td>
<td>Filter equivalent resistance</td>
</tr>
<tr>
<td><strong>Grid parameters (Power system)</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$\omega_0 = 377 \text{ rad/s}$</td>
<td>$\omega_0 \text{ (rad/s)}$</td>
<td>Grid frequency</td>
</tr>
<tr>
<td>$V_L = 480 \text{ V}$</td>
<td>$V_L \text{ (V)}$</td>
<td>Line-to-line rms voltage</td>
</tr>
<tr>
<td>$V_{sd} = \sqrt{2} \times \frac{480}{\sqrt{3}} = 391 \text{ V}$</td>
<td></td>
<td>Voltage Amplitude</td>
</tr>
<tr>
<td>$V_d = 1.0 \text{ V}$</td>
<td>$V_d \text{ (V)}$</td>
<td>Steady state d-axis voltage (p.u.)</td>
</tr>
<tr>
<td><strong>Control system parameters (Control circuit)</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$\tau_i = 10 \times \frac{1}{f_s} = 10 \times \frac{1}{3420} \times 10 = 0.02 = 2 \text{ ms}$</td>
<td>$\tau_i \text{ (ms)}$</td>
<td>Time constant</td>
</tr>
</tbody>
</table>

Figure 12. Start-up response of the PLL.
Improvement in the Synchronization Process of the Voltage-Sourced Converters Connected to the Grid by PLL in Order to Detect and Block the Double Frequency Disturbance Term

4.5 PLL Behavior When Changing Frequency

Figure 14 depicts the dynamic response of the PLL to two stepwise changes in \( \omega_0 \), the first one from \( 2\pi \times 60 = 377 \text{ rad/s} \) to \( 2\pi \times 63 = 396 \text{ rad/s} \) at \( t = 0.25 \text{ sec} \), and the other from \( 396 \text{ rad/s} \) to \( 2\pi \times 57 = 358 \text{ rad/s} \) at \( t = 0.3 \text{ sec} \).

4.6 Evaluation of Dynamic Behavior of System in Response to Step Changes in the Reference Frame of the Active and Reactive Power

In this section, the studied system is subjected to the following sequence of events: until \( t = 0.05 \text{ s} \), the gating pulses are blocked and the controllers are inactive. This permits the PLL to reach its steady state. At \( t = 0.15 \text{ s} \) the gating pulses are unblocked and the controllers are activated.

**Figure 13.** Response of the PLL to a sudden AC system voltage unbalance.

**Figure 14.** Response of the PLL to a sudden AC system frequency change.
while \( P_{\text{ref}} = Q_{\text{ref}} = 0 \). At \( t = 0.20 \text{ s} \), \( P_{\text{ref}} \) is subjected to a step change from 0 to 2.5 MW. At \( t = 0.30 \text{ s} \), \( P_{\text{ref}} \) is subjected to another step change from 2.5 to \(-2.5 \text{ MW}\). At \( t = 0.35 \text{ s} \), \( Q_{\text{ref}} \) is subjected to a step change from 0 to 1.0 MVAR.

5. Conclusion

In this article as an idea and innovation, we use a new predictive controller named Deadbeat in control circuit of PWM voltage sourced converter and a type-3 controller was used as Loop filter in PLL control circuit and the simulations were performed. Results were shown that the proposed controller is more sensitive to the problem. In the proposed method, in addition to weaken the double frequency disturbance term, in practice it is very easy to implement. In addition simulations were performed on the change of grid frequency. Simulation results confirm the good performance of the proposed method.

6. References


