Total views : 236

Power Domain, Physical Aware Scan Chain Allocation and Reordering


  • Department of Micro and Nanoelectronics, VIT University, Vellore - 632014, Tamil Nadu, India


Objectives: An algorithm is proposed to allocate the scan cells to form a particular set of scan chains. The proposed algorithm reduces wire length and number of multi-voltage cells. This also maintains the balance of the chain. Methods: The proposed algorithm was implemented in Tool Command Language (TCL) and it works on the post placed database. The developed algorithm was tested on some of the industrial designs. Findings: The proposed algorithm was tested on some of the industrial designs and a reduction was observed in the scan chains wire length (about 10%) and a much greater reduction in the count of the lockup latches (about 90%). Improvements/Applications: This will ensure a reduction in congestion as well as reduced area requirements.


Design for Testability (DFT), Multi-Domain Mixing, Scan Allocation, Scan Segments.

Full Text:

 |  (PDF views: 225)


  • Wang LT, Wu CW, Wen X. VLSI test principles and architectures: Design for testability. 1st ed. San Francisco: Morgan Kaufmann Publishers Inc; 2006.
  • Gupta P, Kahng AB, Mantik S. Routing-aware scan chain ordering. ACM Transactions on Design Automation of Electronic Systems. 2005 Jul; 10(3):546–60.
  • A partitioning based physical scan chain allocation algorithm that minimizes voltage domain crossings. 2008. Available from:
  • An efficient linear time algorithm for scan chain optimization and repartitioning. 2002. Available from:
  • Power driven chaining of Flip-Flops in scan architectures. 2002. Available from:
  • The Traveling Salesman Problem: A case study in local optimization. 1995. Available from:
  • A layout-based approach for ordering scan chain Flip-Flops. 1998. Available from:
  • Genetic Algorithm based scan chain optimization and test power reduction using physical information. 2006. Available from:
  • Rahimi K, Soma M. Layout driven synthesis of multiple scan chains. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2003 Mar; 22(3):317–26.
  • Bonhomme Y, Girard P, Guiller L, Landrault C, Pravossoudovitch S. Efficient scan chain design for power minimization during scan testing under routing constraint. Proceedings of IEEE International Test Conference; USA. 2003. p. 488–93.
  • Chen CS, Hwang T. Layout driven selection and chaining of partial scan Flip-Flops. Journal of Electronic Testing. 1998 Jun; 13(1):19–27.
  • Eichelberger EB, Williams TW. A logic design structure for LSI testability. Proceedings 25 years of DAC Papers on Twenty-Five Years of Electronic Design Automation; 1988. p. 358–64.
  • Integrating DFT in the physical synthesis flow. 2002. Available from:


  • There are currently no refbacks.

Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.