Total views : 93

Clock Scheme for FPGA Implementation of Globally Asynchronous Locally Synchronous Circuits

Affiliations

  • Shri Ramdeobaba College of Engineering and Management, Nagpur - 440013, Maharashtra, India
  • S. B. Jain Institute of Technology, Management and Research, Nagpur - 441501, Maharashtra, India

Abstract


Objective: In this paper clock scheme for FPGA implementation of globally asynchronous locally synchronous circuits to achieve low power dissipation by reducing switching power consumption in a circuit is proposed. Method: Clock scheme for globally asynchronous locally synchronous (GALS) using clock divider and decoder module is evaluated. Clock divider and decoder module mainly divides a global clock into low switching rate control signals that simplifies in circuit clock management modules and reduce global clock rate. Findings: Asynchronous or clockless designs are considered as an alternative to conventional synchronous digital system design. The major advantages of asynchronous are low power consumption, better modularity, higher robustness and higher speed. Traditional Quasi-Delay-Insensitive (QDI) circuits are nearly impossible to be mapped onto commercial FPGAs. The correctness of a circuit using a bundled-data scheme depends on the assumption that the delay of each block (including logic and routing) is predictable and designers can use a delay-matching block to satisfy timing constraint. Clock divider and decoder modules does not incorporates delay matching block. Global clock is finely partition to the low rate control signals that results in low power dissipation with less complex circuitry and most importantly facilitates FPGA implementation.

Keywords

Clock Scheme, FPGA, GALS, Low Power, Switching Power

Full Text:

 |  (PDF views: 127)

References


  • Semiconductor Industry Association, International Technology Roadmap for Semiconductors, http://www.itrs.net.
  • L. A. Plana, Steve B. Furber, Steve Temple, Mukaram Khan, Yebin Shi, Jian Wu, Shufan Yang, A GALS infrastructure for a massively parallel multiprocessor, IEEE Design and Test of Computer, Sep.–Oct. 2007, 24(5), 454–463.
  • S. Dasgupta A. Yakovlev, Comparative analysis of GALS clocking schemes, IET Computer & Digital Technology, March 2007, 1(2), 59–69.
  • Kwen-Siong Chong, Kok-Leong Chang, Bah-Hwee Gwee, Joseph S. Chang, Synchronous-Logic and Globally-Asynchronous-Locally-Synchronous (GALS) Acoustic Digital Signal Processors, IEEE Journal Of Solid-State Circuits, March 2012, 47(3), 769 – 780.
  • R.Dobkin, R. Ginosar, C. P. Sotiriou, Data synchronization issues in GALS SoCs, Proceedings of International Symposium on Asynchronous Circuit and Systems, Greece, 2004, 170–179.
  • Clive Max Maxfield, The Design Warrior’s Guide to FPGAs, Elsevier Publication, 2006.
  • K. Y. Yun, Peter A. Beerel, Julio Arceo, High Performance Asynchronous Pipeline Circuits, IEEE International Symposium on Advance Research in Asynchronous Circuits and Systems, Japan 1996, 17 - 28.
  • N. Weste, K. Eschragian, Principles of CMOS VLSI Design: A Systems Perspective, Addison-Wesley, 1988.
  • Jae-Jin Lee, Gi-Yong Song, Implementation of the Super-Systolic Array for Convolution, IEEE Proceedings of Design Automation Conference, Japan 2003, 491 – 494.
  • Xilinx, Virtex-5 Family Overview, http://www.xilinx.com, 2015, v5.1.

Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.