Total views : 179
Physical Design Implementation of 16 Bit Risc Processor
Objectives: To design the 16bit Reduced Instruction Set Computing (RISC) processor using the Verilog Hardware Description Language (HDL). Methods: This is a 4 stage pipelined processor with idle state, fetch state, decode state, and execute state. Here the write back stage is also performed in the same execution state. The physical design of the processor is done by floor plan followed by placement and routing process. In the placement process iteration is continued till it meet the timing constraints. Findings: In the floor plan we decide the utilization factor, width and height of the core and die, apart from that we decide the location of the IO Pads. The location of the preplaced cells and standard cell placement are find during the placement process. In the placement process if the congestion is huge then the hard blockage placement is done to eliminate the congestion. During the trail route the tool does the timing analysis using the ideal clock, which is then replaces the ideal clock with the real clock after the clock tree synthesis. This process is followed by the spare cells placement in the empty region where we can replace these cells with the logic cells in future; this step in the physical design procedure is known as Engineering Change Order (ECO). During the tape out process if the timing is not met we may not do the placement and routing process from the starting step so we go for the ECO where we can replace the cells with the other cells of same functionality to reduce the delay in order to remove the setup slack. Applications: RISC processors are used in wide range of applications such as mobile phone, tablet computer, super computers etc, RISC processors are also used in signal processing applications such as convolution, correlation etc.
Engineering Change Order (ECO), Pipelined Architecture, RISC Processor.
- Neeraj Jain. VLSI design and optimized implementation of a risc processor using xilinx tool. International Journal of Advanced Research in Computer Science and Electronics Engineering (IJARCSEE). 2012 Dec; 1(10):52–6.
- Preetam B. Hari Krishna Moorthy. FPGA Implementation of low power pipelined 32-bit RISC Processor. International Journal of Innovative Technology and Exploring Engineering (IJITEE). 2012 Aug; 4(4):1–7.
- Ibrahim D.16-bit microprogrammable microcomputer with writable control store”. IEEE Trans. Computers. 2011 Nov; 39(11):1385–90.
- Kahng A, Lienig J, Markov I, Hu J. VLSI physical design: From graph partitioning to timing closure. Springer, 2011, 27.
- Mehrotra, Alok, Van Ginneken, Lukas P, Trivedi, Yatin. Design flow and methodology for 50M gate ASIC, IEEE Conference Publications, 2003.
- Sharda PK, Jain GP. Design and implementation of 5 Stages pipelined architecture in 32 Bit RISC Processor. International Journal of Emerging Technology and Advanced Engineering. IJETAE, 2012 April; 2(4):340–6.
- Chia-Ming Chang, Shih-Hsu Huang, Yuan-Kai Ho, Jia-Zong Lin, Hsin-Po Wang, Yu-Sheng Lu. Type-matching clock tree for zero skew clock gating. Design Automation Conference 45th ACM/IEEE, DAC 2008.
- Wendel D , "POWER7, a highly parallel, scalable multi-core high end server processor". IEEE Journal Solid-State Circuits. 2011; 46(1). p. 145.
- Reaz MBI, Amin N , Ibrahimy MI , Mohd-Yasin F, Mohammad A. Zero skew clock routing for fast clock tree generation. Canadian Conference on Electrical and Computer Engineering. (CCECE). 2008 May; 4–7:23–8.
- Tsai JL, Chen TH and Chen CCP. Zeroskewclock tree optimization with buffer insertion/sizing and wire sizing. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. April 2004; 23(4):565–72.
- KV Rao, A Angeline, VSK Bhaaskaran. Design of a 16 bit RISC processor. Indian Journal of Science and Technology. August 2015; 8(20):1–7.
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.