Total views : 254

Runtime Reconfiguration of FPGA for Biomedical Applications

Affiliations

  • School of Electronics and Electrical Engineering, Lovely Professional University, Jalandhar - Delhi G.T. Road, Phagwara – 144411, Punjab, India

Abstract


This paper describes the usage of Field Programmable Gate Array (FPGA) to explore reconfiguration to help out in the field of Biomedical Applications. The FPGA is reconfigured at runtime to analyze parameters like temperature, heart rate, blood pressure of patients and identify the conditions as normal, critical or emergency. According to the applications implemented there are two ways used to approach the Dynamic Partial Reconfiguration (DPR) practically. First is to configure the FPGA before reconfiguration and this part is known as static or fixed programming. Next part we reconfigure the FPGA again and run the program this is known as the partial reconfigurable part of the system. Basically initially two nodes are taken a temperature sensor along with the smoke sensor, after reconfiguration two more nodes are incorporated photo detector and Infrared Radiation (IR) sensor. Runtime reconfiguration is done to monitor parameters like blood pressure, heart rate, oxygen saturation etc. The runtime reconfiguration is carried out where we allow the user to enter the patient number and FPGA displays the condition of that particular patient at runtime. Hence a particular patients output can be observed. For which we can have n input patients and we can get the monitored continuous status of the nth patient. Such type of the program can be useful to send data wireless to the doctor and patient can be checked for the particular parameter. The outcomes involve displaying normal condition at temperature 98 °F & respiration rate of 17 inhalations per minute, displaying critical condition at temperature 102 ° F & respiration rate of 30 inhalations per minute, displaying emergency condition at temperature 96 ° F & respiration rate 127 inhalations per minute, emergency condition for the heart rate and the oxygen saturation levels of the patient while the temperature module keeps on function but not displayed. Also displayed is DPR for heart rate 70 bpm and oxygen saturation of 95 % indicates the normal condition, critical condition in DPR for heart rate 35 bpm and oxygen saturation at 85 %, emergency condition in DPR for heart rate 165bpm and oxygen saturation at 60%. Normal condition in DPR for bpl 85 mmHg and bph 120 mmHg. The blood pressure of patient is monitored as normal condition in DPR for bpl 88 mm Hg and bph 108 mm Hg. Normal condition in DPR18 for bpl 94 mmHg and bph 150 mmHg. The above work can be successfully incorporated for patient health monitoring and can be further improved by sending wirelessly the data to a central hub if the patient’s location is at some remote place.

Keywords

Application Specific Integrated Circuits (ASIC), Dynamic Partial Reconfiguration (DPR), ElectroCardioGraphy (ECG), Field Programmable Gate Array (FPGA), Head Of Bead (HOB), Hardware Descriptive Language (HDL), Internet Content Adaptation Protocol (ICAP), Integrated Synthesis Environment (ISE), Joint Test Action Group (JTAG), Joint Tactical Radio System (JTRS), Look Up Table (LUT), Partial Reconfiguration Modules (PRM), Patient Monitoring System (PMS), Wireless Sensor Network (WSN).

Full Text:

 |  (PDF views: 194)

References


  • Andreasson, Jens et al. Remote system for patient monitoring using Bluetooth™. Proceedings of IEEE Vol. 1 Sensors, IEEE; 2002.
  • Arshak, Khalil et al. Modelling remote system for sensor monitoring using Verilog HDL and SIMULINK® co-simulation. Proceedings of the IEEE International BMAS 2005 on Behavioural Modelling and Simulation Workshop. IEEE. 2005.
  • Jones, Phillip H et al. Dynamically optimizing FPGA applications by monitoring temperature and workloads.20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems. IEEE; 2007.
  • Gama, Óscar et al. Towards a reconfigurable wireless sensor network for biomedical applications. SensorComm 2007 International Conference on Sensor Technologies and Applications. IEEE, 2007.
  • Donald M, Eric J. Runtime FPGA partial reconfiguration. Aerospace Conference, IEEE; 2008.
  • Lie, Wang et al. DPR in FPGAs. Third International Symposium on Intelligent Information Technology Application.2009; (2).
  • Nasreddine, Nadim et al. Wireless sensors networks emulator implemented on a FPGA. International Conference on Field-Programmable Technology (FPT), IEEE; 2010.
  • Liu, Shaoshan et al. Energy reduction with run-time partial reconfiguration. FPGA; 2010.
  • Mulligan, et al. Coverage in wireless sensor networks: a survey. Network Protocols and Algorithms. 2010; 2(2):27–53.
  • Vipin, Kizheppatt et al. A high speed open source controller for FPGA partial reconfiguration. FPT; 2012.
  • Bhuvaneswari K et al. DPR in low-cost FPGAs. International Journal of Scientific and Engineering Research. 2013 Sep; 4(9):1410–13.
  • Hatai, Indranil et al. FPGA implementation of a fatal heart rate measuring system. International Conference on Advances in Electrical Engineering (ICAEE), IEEE; 2013.
  • Yamaguchi, Shoichi et al. Programmable wireless sensor node featuring low-power FPGA and microcontroller. International Joint Conference on Awareness Science and Technology and Ubi-Media Computing (iCAST-UMEDIA).IEEE; 2013.
  • Meena S et al. Runtime reconfiguration of wireless sensor node using FPGA. International Conference on Computing, Communication and Networking Technologies (ICCCNT).IEEE; 2014.
  • Risman, Nur Sabrina et al. FPGA design and implementation of Electrocardiogram biomedical embedded system.IEEE Conference on Biomedical Engineering and Sciences (IECBES), IEEE; 2014.
  • Meena S et al. Simulation of dynamically reconfigurable wireless sensor node. International Conference on Electronics and Communication Systems (ICECS), IEEE; 2014.
  • Rasu R, Sundaram PS, Santhiyakumari N. FPGA based non-invasive heart rate monitoring system for detecting abnormalities in Fetal. International Conference onSignal Processing and Communication Engineering Systems (SPACES), IEEE; 2015.
  • Rao M, Newe T, Grout I, Lewis E, Mathur A. FPGA based real time ‘secure’ body temperature monitoring suitable for WBSN.IEEE International Conference on Computer and Information Technology; Ubiquitous Computing and Communications; Dependable, Autonomic and Secure Computing; Pervasive Intelligence and Computing (CIT/ IUCC/DASC/PICOM), Liverpool; 2015. p. 140–3.
  • Borkute CV, Deshmukh AY. Run time DPR using micro blaze soft core processor for DSP applications. International Journal of Research in Engineering and Technology.2013; 2(12):151–4.

Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.