Total views : 223

Simulation and Characterization of Junction Less CMOS Inverter at Various Technology Nodes


  • Lovely Professional University, Phagwar -144411, Punjab, India
  • University Institute of Engineering Technology, Panjab University, Chandigarh – 160014, Punjab, India


The simulation and drawing based on new type of technology namely junction less transistor technology CMOS inverter is discussed in this paper at various channel lengths. The transient curve, noise margin, various differences between conventional and junction less technology has been illustrated in this paper. The surface conduction and bulk conduction steps using visual TCAD is also expressed. The designing and fabrication steps along with the pros and cons have been characterized. The short channel parameter on which all other parameters directly or indirectly depends is calculated for both conventional and junction less transistor at different nodes. The noise margin and propagation delay at channel length 10nm, 20nm, 30nm and 40nm is calculated using TCAD simulation software. It has been found that CMOS inverter is giving best results when made using junction less technology.


CMOS, Junction Less Transistor (JLT), Noise margin, TCAD.

Full Text:

 |  (PDF views: 236)


  • Donald A. Neamen. Semiconductor Physics And Devices third edition. McGraw-hill.
  • International Technology Roadmap for Semiconductor.2008. Available
  • Moore GE. Cramming more components onto integrated circuits 1998 Proc. of the IEEE. 86(1) p. 82–5.
  • .Colinge J, Lee C, Afzalian A, Akhavan N, Yan R, Ferain I, Razavi,B, O’Neill, Blake A, White, Kelleher AM, McCarthy B and Murphy R. Nanowire transistors without junctions. Nat. Nanotechnology 2010; 5( 3):225–29.
  • Intekhab Amin S, Sarin R K, Junctionless Transistor A review. 432–39.
  • Colinge JP, Lee CW, Dehdashti Akhavan N, Yan R, Ferain I ,Razavi P, Kranti A Yu R. Junctionless Transistor:Physics And Properties. solid-state electron.2010. p. 33–7.
  • Gnani, al. Theory of the Junctionless Nanowire FET. Electron devices.IEEE Transactions 2011: pp .2903-910.
  • Lee C, Ferain I, Afzalian A,Yan R, Akhavan N, Razavi P, Colinge JP. Performance Estimation of Junctionless Multigate Transistors.Solid State Electron 2010; 54(2):97– 103.
  • Porag Jyoti Ligira ,Gargi Khanna. Review on different types of junctionless transistor. International Journal of Emerging Technologies in Computational and Applied Sciences. 2014 . p. 404–8.
  • Lee CW, Afzalian A, Akhavan ND , Colinge JP. Junctionless Multigate Field Effect Transistor. Applied Physics Letters. 2009; 94(5):053 511–2.
  • Juan Pablo Duarte,Sung-Jin Choi, Yang-Kyu Choi. A Full Range Drain Current Model For Double Gate Junctionless Transistors. IEEE Transactions on Electron Devices. 201158, no 12.
  • Ming-Hung Han,Chun-Yen Chang, Life Fellow,Hung-Bin Chen,Ya-chi Cheng Yang Chun. Device And Circuit Performance Estimation of Junctionless Bulk FinFet’s IEEE Trans Electron Devices. 60. p. 1807–13.
  • Chaan-Hoon Park, Mayung-Dong Ko, Ki-Hyun Ki, Rock-Hyun Beak, Chang-Woo Sohn, Chang Ki Baek, Sooyoung Park, M.j.Deen, Yoon-Ha Jeong, Jeong-Soo Lee. Electrical Characterstics of 20nm Junctionless Si Nanowire Transistor. Solid State Electronics. 2012: 73 . p.7–10.
  • Colinge JP ,Colinge CA. Physics of Semiconductor Devices, Kluwer Academic Publishers.
  • Godoy A, Lopez-Villanueva JA, Jimenez-Tejada JA, Palm A, Gamiz F. A Simple Subthreshold Swing Model For Short Channel MOSFET’s. Solid State Electronics. 2011. p. 391–97.
  • Chi-Woo Lee, IsabelleFerain, Aryan Afzalian, Ran Yan, Nima Dehdashti Akhavan, Pedram Razavi, Jean-Pierre Colinge. Performance Estimation of Junctionless Multigate Transistor Solid State Electronics. 2011. p. 97–103.
  • Prashanth Kumar B, Wasim Arif, Srimanta Baishya. An inclusive study on characterstics of junctionless transistor.
  • Colinge JP, Lee CW, Afzalian A, Dehdashti N, Yan R, Ferain I, Razavi P, B.,O’Nell, Blake A,White M, Kelleher A.M.SOI Gate resistor: CMOS Without Junctions IEEE, Int SOI Conference. 2009. p. 1–2.
  • Sung-Mo Kang, Yusuf Leblebici. CMOS Digital Integrated Circuits. Analysis and Design. Third edition.
  • Vishal Narula, Charu Narula, Jatinder Singh. Investigating Short Channel Effects and Performance Parameters of Double Gate Junction less Transistor at Various Technology Nodes RAECS IEEE. 2015.
  • Vishal Narula, Charu Narula, Jatinder Singh. Analysis and Comparison of Various Performance Parameters and Short Channel Effects of N Channel and P Channel Dual Gate Junction less Transistors At Different Technology Nodes. International Journal of Control Theory and Applications . 2016.
  • COGENDA TCAD Manual.


  • There are currently no refbacks.

Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.