Total views : 100

Efficient Modified Booth Multiplier for Signal Processing Applications


  • Department of Electronics and Communication Engineering, M. Kumarasamy College of Engineering (Autonomous), Thalavapalayam - 639113, India


The two’s complement approach plays a vital role in reducing Partial product Rows count in signed bit multiplier. In this paper proposed a multiplier which reduces the partial product rows by Modified Booth techniques with less delay. This high performance 2’s complement multiplier is used in embedded cores. This work was implemented in the Xilinx software and simulation results were obtained for the different applications. Applications such as FIR filter and Image processing requires high accuracy and smaller size multipliers. The image and filter interfacing is done with the help of MATLAB software.


Image Processing, MATLAB, Modified Booth Technique, Partial Product, Xilinx

Full Text:

 |  (PDF views: 104)


  • Elisardo Antelo, Fabrizio Lamberti, Nikos Andrikos and Paolo Montuschi. Reducing the Computation Time in (Short Bit-Width) Two’s Complement Multipliers. 201; 60(2):148-56.
  • Chen CP and Hashemian R. A New Parallel Technique for Design of Decrement/Increment and Two’s Complement Circuits. Proceedings of 34th Midwest Symposium. Circuits and Systems, 1991; 2:887-90.
  • Cang-Yuan Guo, Jiun-Ping Wang, and Shiann-Rong Kuang.Modified Booth Multipliers With a Regular Partial Product Array. 2009; 56(5):404-8.
  • Chein-Wei Jen and Wen-Chang Yeh. High-Speed Booth Encoded Parallel Multiplier Design. 2000; 49(7):692-701.
  • Dong-Wook Ki and Young-Ho Seo. A New VLSI Architecture of Parallel Multiplier-Accumulator Based on Radix-2 Modified Booth Algorithm. 2010; 18(2):201-08.
  • Ercegovac D and Zhijun Huang. High-Performance Low-Power Left-to-Right Array Multiplier Design. 2005; 54(3):272-83.
  • Gaudiot JL, Kang JY. A Logarithmic Time Method for Two’s Complementation. Proceedings of International Conference Computational Science. 2005; p. 212-19.
  • Gaudiot JL and Kang JY. A Fast and Well-Structured Multiplier. Proceedings of Euromicro Symposium Digital System Design. 2004; p. 508-15.
  • Jackuline Moni D and Eben Sophia P. Design of low power and high speed configurable booth multiplier. 2011; (19)4:696-700.
  • Jiun-Ping Wang, Shiann-Rong Kuang, andShish-Chang Liang. High-Accuracy Fixed-Width Modified Booth Multipliers for Lossy Applications. 2011; 19(1):52-60.
  • Magnus Sjalander and Per Larsson-Edefors. Multiplication Acceleration Through Twin Precision. 2009; (17)9:1233-46.
  • Stelling PF, Martel CU, Ravi R, Oklobdzija VG. Optimal Circuits for Parallel Multipliers. IEEE Transaction Computers. 1998; 47(3):273-85. Crossref
  • Villeger D, Liu SS, and Oklobdzija VG. A Method for Speed Optimized Partial Product Reduction and Generation of Fast Parallel Multipliers Using an Algorithmic Approach.IEEE Transaction Computers. 1996; 45(3):294-306.Crossref


  • There are currently no refbacks.

Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.