Total views : 151

FPGA Implementation of Convolution for Data Hiding Application

Affiliations

  • Department of Electronics and Communication Engineering, GMR Institute of Technology, Razam - 532127,Andhra Pradesh, India

Abstract


Convolution plays a major role in various DSP applications. Convolution can be achieved by means of multiplication and addition operations. The multiplier is the key element which influences the power consumption, speed and area of the Convolution system. The traditional multipliers such as Array multiplier, Wallace tree multiplier, Booth multiplier suffer with high power consumption and more delay. The multiplier based on Vedic Mathematics exhibits low power consumption and less delay when compared to traditional multipliers. Hence, Vedic multiplier and Vedic divider are proposed to use in the design of Convolution and Deconvolution respectively. The design and implementation of Convolution and Deconvolution using Vedic Architecture on FPGA are performed and the results indicate that it gives improved performance with regard to power and delay. This proposed Convolution based on Vedic multiplier is explored for data hiding applications.

Keywords

Convolution, Data Hiding, Deconvolution, FPGA, Vedic Multiplier.

Full Text:

 |  (PDF views: 121)

References


  • Lomte RK, Bhaskar PC. High speed Convolution and Deconvolution using Urdhva Triyagbhyam. IEEE Computer Society Annual Symposium on VLSI; 2011 Jul.
  • Itawadiya AK, Mahle R, Patel V, Kumar D. Design a DSP operation using Vedic Mathematics. IEEE International Conference on Communication and Signal Processing; India. 2013 Apr.
  • Jagadguru Swami Sri Bharath Krishna Tirathji. Vedic Mathematics or Sixteen Simple Sutras from the Vedas.Motilal Banarsidas, Varanasi (India); 1986.
  • Vijayan AE, John A, Deepak Sen D. Efficient implementation of 8-bit Vedic Multipliers for image processing application.2014 International Conference on Contemporary Computing and Informatics (IC3I); 2014 Nov
  • Bansal Y, Madhu C, Kaur P. High speed vedic multiplier designs - A review. Proceedings of 2014 RAECS UIET; Panjab University, Chandigarh. 2014. March 6-8. 2014.
  • Rudagil JM, Amble V, Munavalli M, Patil R, Sajjan V.Design and implementation of efficient multiplier using Vedic Mathematics. Proc of Int Con on Advances in Recent Technologies in Communication and Computing, IET; 2011.
  • Mohammad K, Agaian S. Efficient FPGA implementation of Convolution. Proceedings of the 2009 IEEE International Conference on Systems, Man and Cybernetics; San Antonio, TX, USA. 2009 Oct.
  • Jain S, Saini S. High speed Convolution and Deconvolution Algorithm (Based on Ancient Indian Vedic Mathematics).IEEE 11th International ECTI Conference; 2014 May.
  • Pierre JW. A novel method for calculating the Convolution sum of two finite length sequences. IEEE Transactions on Education. 1996 Feb; 39(1):77–80.

Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.