Total views : 144

Low Power High Gain Amplifier for Low Voltage Wearable Biomedical Applications


  • Department of ECE, GMRIT, Rajam - 532127, Andhra Pradesh, India


In this paper, A High Gain Low Power Operational Amplifier was designed in main for the usage of in biomedical applications. The amplifier is designed to produce high gain with less power consumption. The PMOS input transistors are used with high gate areas which operate in subthreshold or cutoff region helps in reduction of flicker noise. Later switched bias is used to further reduce noise levels by making input transistors switch between cutoff and inversion regions. This switched bias helps in reduction of noise with less power, thus helps in low power usage in reduction of noise. The supply voltage is ±1.5V with average gain of the amplifier is 87dB in required frequency range and CMRR of about 128dB. The unity gain frequency is 5.3MHz and cutoff frequency is 43.6KHz. Average power consumption of the model is 24.8μW. The model is designed using TSMC-180nm process, in the S-Edit of Tanner EDA. The simulations are carried under different temperatures i.e. 25o,36.9o (body temperature) and 40o. This amplifier is intended to amplify neural spikes which are in low amplitudes(mV) and in frequency range of about 5-100Hz.


Biomedical, CMRR, Flicker Noise, Operational Amplifier, Switched Bias, Tanner

Full Text:

 |  (PDF views: 144)


  • Harrison R, Charles C. A Low Power Low Noise CMOS Amplifier for Neural Recording Applications. IEEE Journal of Solid State Circuits. 2003; 6.
  • Web source about Neurological disorder through Wikipedia. Available from: Neurological_disorder
  • Dubey D, Gupta A. A Low Power Low Noise Amplifier for Biomedical Applications. 2015 IEEE International Conference on Electrical, Computer and Communication Technologies (ICECCT). 2015 Mar.
  • Naik GR, Guo Y. Emerging Theory and Practice in Neuroprosthetics. Published in the United states of America by Medical Information Science Reference.
  • Borghi T, Bonfanti A, Gusmeroli R, Zambra G, Spinelli AS. A Power Efficient Analog Integrated Circuit for Amplification and Detection of Neural Signals. 30th Annual International IEEE EMBS Conference. 2008.
  • Klumperink EAM, Gierkink SLJ, van der Wel AP, Nauta B.Reducing MOSFET 1/f Noise and Power Consumption by Switched Biasing. IEEE Journal of Solid State Circuits. 2000 Jul; 35(7).
  • Abdelfattah O, Roberts GW, Shih I, Shih Y-C. An UltraLow-Voltage CMOS Process-Insensitive Self-Biased OTA with Rail-to-Rail Input Range. IEEE transactions on circuits and systems—I: Regular Papers. 2015 Oct; 62(10).
  • Akbari M, Hashemipour O, Javid A. An ultra-low voltage, ultra-low power fully recycling folded cascode amplifier.22nd Iranian Conference on Electrical Engineering (ICEE).2014 May.
  • Enz CC, Krummenacher F, Vittoz E. An Analytical MOS Transistor Model Valid in All Regions Operation and Dedicated to Low-Voltage and Low-Current Applications.Analog Integrated Circuits and Signal Processing. 1995.
  • Wu H, Xu Y-P. A low-voltage low-noise CMOS instrumentation amplifier for portable medical monitoring systems.3rd International NEWCAS Conference. 2005.


  • There are currently no refbacks.

Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.