Total views : 151

Efficient Field Programmable Gate Array Implementation for Moving Object Segmentation using BMFCM


  • Department of Electronics and Communication Engineering, Jawaharlal Nehru Technological University, Kukatpally, Hyderabad – 500085, Telangana,, India
  • Department of Computer and Information Science, Majmaah University, Kingdom of Saudi Arabia,, Saudi Arabia


Objective: In Real time video analysis as storing, retrieving the video data and video segmentation are major issues. This paper presents the motion object video Segmentation process implementation on Field Programmable Gate Array (FPGA) and Application Specific Integrated Circuits (ASIC). Methods/Statistical analysis: The statistical background models like Gaussian Mixture Model (GMM) and Iterative Conditional Mode (ICM) were introduced with robust feature in multi model schemes. Due to computational complexity and less accuracy of identified object, such algorithm fails to implement in real time concern. For this purpose, the simulation was conducted to generate the accurate values using the combo of Background Modelling with Fuzzy-C-Means (BMFCM). The background model is used to find the stationary and non-stationary pixel in the video frames and FCM is used to boost the accuracy of clustering under noise. Findings: The proposed BMFCM algorithm examines through different videos were considered and corresponding metrics values of Precision, Recall, F-Measure, etc. was derived, those values are enhanced 3% over the existing statistical methods. After the simulation, the architecture was designed for BMFCM and implemented on Xilinx Vivado FPGA’s devices using ISE tool fitting and ASIC using Cadence tool (TMSC 180nm technology). Application/ Improvement: The performance of the algorithm shows significant evidence for enhance the accuracy of segmentation process and implementation results shows that the complexity of architecture decreased in both FPGA and ASIC. So that BMFCM architecture is used to real time applications efficiently.


Back Ground Modelling, FCM, FPGA, Precision, TSMC

Full Text:

 |  (PDF views: 180)


  • Hongtu J, Ardo H, Owall V. Hardware accelerator design for video segmentation with multi-modal background modelling. Institute of Electrical and Electronics Engineers (IEEE) International Symposium on Circuits and Systems.2005; 15(1):11–9.
  • Tomasz K, Komorkiewicz M, Gorgon M. Real-time moving object detection for video surveillance system in FPGA.Design and Architectures for Signal and Image Processing (DASIP). 2011; 21(1):1–14.
  • Kristensen F, Hedberg H, Jiang H, Nilsson P, Öwall V. An embedded real-time surveillance system: implementation and evaluation. Journal of Signal Processing Systems. 2008; 52(1):75–94.
  • Munir S, Deng JD, Woodford BJ. A Self-Adaptive Code Book (SACB) model for real-time background subtraction.Image and Vision Computing. 2015; 38(12):52–64.
  • Sebastian W. A configurable system-on-chip architecture for embedded and real-time applications: concepts, design and realization. Journal of Systems Architecture. 2005; 51(6):350–67.
  • Rahman MJ, Wang X, Wu HC, Park SI, Kim HM. An improved PCP signalling detector with reduced implementation complexity. Institute of Electrical and Electronics Engineers (IEEE) 20th International Symposium on Personal, Indoor and Mobile Radio Communications.2009; 12(1):137–41.
  • Matsuzaka K, Tanaka H, Ohkubo S, Morie T. VLSI implementation of coupled MRF model using pulse-coupled phase oscillators. Electronics Letters. 2015; 51(1):46–8.
  • St-Charles PL, Bilodeau GA. Improving background subtraction using local binary similarity patterns. Institute of Electrical and Electronics Engineers (IEEE) Winter Conference on Applications of Computer Vision. 2014; 42(8):61–8.
  • Yangjie Z, Cao W, Wang L. Implementation of high performance hardware architecture of face recognition algorithm based on local binary pattern on FPGA. Institute of Electrical and Electronics Engineers (IEEE) 11th International Conference on ASIC (ASICON). 2015; 41(7):21–5.
  • Bruno, Odemir Martinez, and Luciano da Fontoura Costa., “effective image segmentation with flexible ICM-based Markov Random fields in distributed systems of personal computers”, Real-Time Imaging,vol.6, no. 4, pp. 283-295, 2000.
  • Ngo HT, Ives RW, Rakvic RN, Broussard RP. Real-time video surveillance on an embedded, programmable platform. Microprocessors and Microsystems. 2013; 37(6):562–71.
  • Hsiao PY, Lin SY, Huang SS. An FPGA based human detection system with embedded platform. Microelectronic Engineering. 2015; 9(6):42–6.
  • Zawadzki A, Gorgon M. Automatically controlled pan–tilt smart camera with FPGA based image analysis system dedicated to real-time tracking of a moving object. Journal of Systems Architecture. 2015; 61(10):681–92.
  • Kryjak T, Komorkiewicz M, Gorgon M. Real-time background generation and foreground object segmentation for high-definition colour video stream in FPGA device. Journal of Real-Time Image Processing. 2014; 9(1):61–77.
  • Rodriguez-Gomez R, Fernandez-Sanchez EJ, Diaz J, Ros E. FPGA implementation for real-time background subtraction based on horprasert model. Sensors. 2012; 12(1):585–611.
  • Genovese M, Napol E. ASIC and FPGA implementation of the gaussian mixture model algorithm for real-time segmentation of high definition video. Institute of Electrical and Electronics Engineers (IEEE) Transactions on Very Large Scale Integration (VLSI) Systems. 2014 Mar; 22(3):537–47.


  • There are currently no refbacks.

Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.