Total views : 157

Design and Implementation of FPGA Based Digital Base Band Processor for RFID Reader

Affiliations

  • Department of Electronics and Communication Engineering, Government of Engineering College, Kushalnagar – 571234, Karnataka, India
  • Department of Electronics and Communication Engineering, East Point College of Engineering and Technology, Bengaluru – 560049, Karnataka, India

Abstract


RFID ipso facto deals with identification of objects through radio waves. Its use started during World War II in the identification of “Friend-or-Foe” for targets used by the military, such as aircraft and forces. It was only in 1990s, that large scale use of RFID started. The objective of this paper is to implement the digital baseband processor for UHF RFID reader compatible with EPC Global C1G2 /ISO 18000-6 C protocol. The functional simulation of digital base band processor is done using Modelsim simulator. It is verified and tested successfully on FPGA Spartan-6 prototype board for its logic function. A new bit stream encoding and decoding module are presented for the digital base band processor. The synthesis results proved, that the power consumption of the digital base band processor is about 5mW and the number of slice registers and LUTs used are 32 and 33 respectively. The results presented in this paper are better than literature reported in terms of power. Areas of use RFID were supply management, for tracking articles, inventory and also for identification of animals.

Keywords

CRC, FPGA, HDL, ISO18000-6, RFID, UHF Reader

Full Text:

 |  (PDF views: 237)

References


  • Ismail I, Ibrahim A. Modelling and simulation of baseband processor for UHF RFID reader on FPGA. International Journal of Electrical and Electronic Systems Research. 2013 Jun; 6:1–15.
  • Li X, Wang C. Design and FPGA verification of UHF RFID reader digital baseband. International Conference on Electrical and Control Engineering; 2011 Sep. p. 2100–3.
  • Xu L, Sun L, Hu X. Design and realization of a UHF RFID interrogator. International Journal on Smart Sensing and Intelligent Systems. 2013 Jun; 6(3):1012–31.
  • Liu J, Chen Y, Gu B, Zhang R, Ran F, Lai Z. ASIC design of UHF RFID reader digital baseband. Asia pacific conference on postgraduate research in microelectronics and electronics (Prime Asia); 2010 Sep 22–24. p. 263–6.
  • Yoon CS, Cho SH, Jeon KY. A Design of UHF-band RFID reader using FPGA. School of Electrical and Computer Engineering, Hanyang University, Seoul, Korea; 2014 Nov.
  • Khannur PB et al. A universal UHF RFID reader IC in 0.18-μm CMOS technology. Institute of Electrical and Electronics Engineers (IEEE) Journal of Solid- State Circuits. 2008 May; 43(5):1146–55.
  • Wang W et al. A single-chip UHF RFID reader in 0.18 μm CMOS process. Institute of Electrical and Electronics Engineers (IEEE) Journal of Solid-State Circuits. 2008 Aug; 43(8):1741–54.
  • Zhang R, Shi C, Lai Z. A single-chip UHF RFID reader transceiver IC. Communications and Network. 2013 Sep; 5(3C):563–9.
  • Guo Z, Wang X, Yang S, Zhang F. Design and realization of UHF RFID reader digital baseband. In the Proceedings of the Institute of Electrical and Electronics Engineers (IEEE) International Conference on Solid State and Integrated Circuit Technology; 2014 Oct 28–31. p. 1–3.
  • Chiu S, Kipnis I. A 900 MHz UHF RFID reader transceiver IC. Institute of Electrical and Electronics Engineers (IEEE) Journal of Solid-State Circuits. 2008 Jan; 42(12):2822–33.
  • Jafarzadeh N, Alesi M. Data encoding techniques for reducing energy consumption in network-on-chip. Institute of Electrical and Electronics Engineers (IEEE) Transactions on Very Large Scale Integration (VLSI) Systems. 2014 Mar; 22(3):675–85.

Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.