Total views : 132

Minimalist 4-bit Processor Focused on Processors Theory Teaching


  • Technological Faculty, District University Francisco Jose de Caldas, Bogota D. C, Colombia


Objectives: To design and implement a totally-functional 4-bit didactic processor, in order to be applied as a tool for improving the learning process of students of microprocessors courses, and to be used as a base for future applications. Methods/Analysis: This work was reached through the application of a final course project in microprocessor and digital circuit courses, where it was given to the students via web platform, just the basic block diagram (to use Bottom- Up methodology) and they had to complete or design collaboratively the rest of details or blocks which is necessary to work. This processor was implemented using hardware description languages such as: Very fast speed Hardware Description Language (VHDL) and Verilog, on Complex Programmable Logic Device (CPLD) and Field Programmable Gate Array (FPGA). Findings: The present one is used as a teaching tool for digital circuits and microprocessor courses in the Technology Faculty of District University (Bogotá, Colombia). This minimalist design of the processor was done to reduce the amount of resultant digital gates, in order to implement inside a small digital programmable device. As a result, it was obtained as a simple processor to start with the basic concepts in the learning process of micro-processors and a little improvement of final exams results due to the involving of students into real problems as collaborative designers. Novelty/ Improvements: Reduced design is capable to implement on small CPLD or to be implemented sometimes on FPGA to do parallel applications. Additionally, its reduced size helps to easily understand it and implementing by the students.


4-bit Processor, Didactic Processor, Finite State Machine, Harvard, RISC, VHDL, Verilog, Processor Design

Full Text:

 |  (PDF views: 162)


  • Golze U. VLSI chip design with the hardware description language VERILOG: An introduction based on a large RISC processor design. Springer Science & Business Media; 2013. p. 360.
  • Fischer V, Drutarovský M. Scalable RSA processor in reconfigurable hardware - a SoC building block. Proceedings of XVI Conference on Design of Circuits and Integrated Systems - DCIS; 2001.
  • Casillo LA, Silva IS. Adapting a low complexity datapath to MIPS-1. VIII Southern Conference on Programmable Logic, IEEE; 2012 Mar. p. 1–6.
  • Zavala AH, Nieto OC, Ruelas JAH, Dominguez ARC.Design of a general purpose 8-bit RISC processor for computer architecture learning. Computacion y Sistemas. 2015 Jun; 19(2):1−15.
  • Presa JLL, Calle EP. MMP16 a 16-bit didactic microprogrammed micro-processor. 2011 3rd InternationalConference on Computer Research and Development; 2011. p. 61–5.
  • Carracedo J, Núñez MA, Pastor E. MICROSIMPLEX: A didactic microcomputer specially designed for computer education. Microprocess Micro-programming. 1983 Oct; 12(3–4):217–21.
  • Ferlin EP, Junior VP. Microprocessors: from theory to practice, a didactic experience. 34th Annual Frontiers in Education; 2004 Oct. p. 971–4.
  • Costa RV, Fernandes S, Casilo L, Soares A, Freire D. SICXE: Improving experience with didactic processors. 2012 Brazilian Symposium on Computing System Engineering; 2012 Nov. p. 83–6.
  • Martins CAPS, Correa JBT, Goes LFW, Ramos LES, Medeiros TH. A new learning method of microprocessor architecture. 32nd Annual Frontiers in Education; 2002 Nov. p. 16−21.
  • de Freitas HC, Martins CAPS. Didactic architectures and simulator for network processor learning. WCAE ’03 Proceedings of the 2003 workshop on Computer architecture education: Held in conjunction with the 30th International Symposium on Computer Architecture; 2003. p. 14.
  • Morales-Velazquez L, Osornio-Rios RA, Romero-Troncoso RJ. FPGA embedded single-cycle 16-bit microprocessor and tools. 2012 International Conference on Reconfigurable Computing and FPGAs; 2012. p. 1–6.
  • Park H, Ko Y-W, So J, Lee J-G. Synthesizable manycore processor designs with FPGA in teaching computer architecture.International Journal of Control Automation. 2013 Oct; 6(5):429–38.
  • Shi Q, Xiang L, Chen T, Hu W. FPGA-based embedded system education. 2009 First International Workshop onEducation Technology and Computer Science; 2009 Mar.p. 123–7.
  • Pereira MC, Viera PV, Raabe ALA, Zeferino CA. A basic processor for teaching digital circuits and systems design with FPGA. 2012 VIII Southern Conference on Programmable Logic; 2012 Mar. p. 1–6.
  • Jansen D, Dusch B. Every student makes his own microprocessor.10th European Workshop on Microelectronics Education (EWME); 2014. p. 97–101.
  • Jacinto E, Plazas DCP, Restrepo MFR. Voltimetro truerms sobre fpga basado en algoritmo cordic. Tecnura. 2015; 19:129–36.
  • Garzón VAB, Bareño JJN, Jacinto E. Diseño e implementación de un codec digital de audio con FPGA, en formato PCM, de 2 canales con interfaz para usuario. Tecnura Tecnol y Cult Afirmando el Conoc. Universidad Distrital Francisco José de Caldas. 2010; 14(26):56–68.
  • Giral D, Romero R, Martinez S. F. Procesamiento paralelo en FPGA para convolución de imágenes usando Matlab. Tecnura. 2015 Jan; 19(43):119.
  • Riano J, Ladino C, Martiez F. Implementación de la transformada FFT sobre una FPGA orientada a su aplicación en convertidores electrónicos de potencia.Tekhne. 2012; 9:21–32.


  • There are currently no refbacks.

Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.