Total views : 126

Performance Analysis of Emerging Interconnects Driven by Devices beyond CMOS


  • Matoshri College of Engineering and Research Centre, Savitribai Phule Pune University, Nashik – 422105, Maharashtra, India
  • Vishwabharti Academy’s College of Engineering, Savitribai Phule Pune University, Ahmednagar – 414201, Maharashtra, India


Objective: This paper analyses the performances of Multi Walled Carbon Nanotube (MWCNT), Mixed CNT Bundle (MCB), and Multilayer Graphene Nanoribbon (MLGNR) interconnects incorporated with Carbon Nanotube Field-Effect Transistor (CNFET) and Tunnel Field-Effect Transistor (TFET) technologies. Methods/Statistical Analysis: The performances of the circuits are evaluated at the 32-nm node. HSPICE is used for the simulation of the driver interconnect load framework. The performance parameters, viz. power dissipation, propagation delay, and power delay product (PDP), are assessed, and it is found that a CNFET driver can reduce the propagation delay in MLGNR interconnects by 96%, 38%, and 30%, for local, intermediate, and global interconnect lengths, respectively, in comparison with the TFET driver. Findings: By using a TFET driver, the power dissipation in MLGNR is reduced by 99%, 45%, and 63%, for local, intermediate, and global levels, respectively, compared to the CNFET driver. The PDP of MLGNR is reduced by 99%, 37%, and 47% for local, intermediate, and global levels, respectively, by using a TFET driver instead of a CNFET driver. Applications/Improvements: MLGNR shows lesser propagation delay, power dissipation, and PDP than the MWCNT and MCB interconnects; hence, it is considered the best candidate to replace Cu interconnects in Very-Large-Scale Integration (VLSI) chips.


Copper, Driver Interconnect Load. Integrated Circuits, Mixed CNT Bundle, Multilevel Graphene Nano Ribbon, Multiwalled Carbon Nanotubes, Power Delay Product, Tunnel Field Effect Transistor, Very-Large-Scale-Integration

Full Text:

 |  (PDF views: 104)


  • Naeemi A, Sarvari R, Meindl JD. Performance comparison between carbon nanotube and copper interconnects for giga scale integration (GSI). Electron Device Letter. 2005; 26 (2): 84–6. Crossref
  • Murugeswari P, Kabilan AP, Vaishnavi M, Divya C. Performance analysis of single-walled carbon nanotube and multi-walled carbon nanotube in 32nm technology for onchip interconnect applications. IEEE 5th International Conference on Computing, Communications and Networking
  • Technologies (ICCCNT). Hefei, China. 2014. p.1–6.
  • The international technology roadmap for semiconductors. 2000 July 10. Available at
  • Chen X, Seo DH, Seo S, Chung H, Wong HSP. Graphene Interconnect Lifetime: A Reliability Analysis. IEEE Electron Device Letter. 2012; 33(11): 1604–6. Crossref
  • Raychowdhury A, Roy K. Modeling of metallic carbonnanotube interconnects for circuit simulations and a comparison with Cu interconnects for scaled technologies. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2006; 25(1): 58–65. Crossref
  • Ceyhan A, Naeemi A. Impact of conventional andemerging interconnects on the circuit performance of various post-CMOS devices. IEEE 14th International Symposium on Quality Electronic Design (ISQED). Santa Clara CA, USA. 2013. p. 203–9. Crossref
  • Wong P. Stanford Nanoelectronics lab. 2016 June 09. Available at Crossref
  • Majumder MK, Kaushik BK, Manhas SK. Performance comparison between single wall carbon nanotube bundle and multiwall carbon nanotube for global interconnects.2011 IEEE International Conference on Emerging Trends in Networks and Computer Communications (ETNCC).Udaipur, India. 2011. p.104–9. Crossref
  • Karthikeyan, Mallick PS. Mixed CNT bundles as VLSI interconnects.2016 International Conference on Communication and Signal Processing (ICCSP). Tamil Nadu, India. 2016. p. 987–90.
  • Majumder MK, Kukkam NR, Kaushik BK. Frequency response and bandwidth analysis of multi-layer graphene nanoribbon and multi-walled carbon nanotube interconnects. Micro Nano Letter. 2014; 9(9): 557–60. Crossref
  • The nanoHUB. West Lafayette, Indiana USA. 2015 September 02. Available from: Crossref
  • Rai M, Sarkar S. Carbon Nanotube as a VLSI Interconnect. Electronic Properties of Carbon Nanotubes. Edited by Jose Mauricio Marulanda. 2011 July 27. Available from: Crossref
  • HSPICE User Guide Simulation and Analysis. 2015 September. Available from: Crossref
  • Zhao WS, Wang G, Sun L, Yin WY, Guo YX. Repeater insertion for carbon nanotube interconnects. Micro Nano Letter. 2014; 9(5): 337–9. Crossref


  • There are currently no refbacks.

Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.