Total views : 176

Modified Block Based Technique for Efficient Test Data Compression

Affiliations

  • School of Computing, SASTRA UNIVERSITY, Tirumalaisamudram, Thanjavur - 613401, Tamilnadu, India
  • Deaprtment of Master in Technology, VLSI Design, SASTRA University, Tirumalaisamudram,Thanjavur - 613402, Tamilnadu, India

Abstract


Test data compression is one of the major challenging tasks in VLSI. This paper targets on Test Data compression by using block based method without any variation in the system performance. Test data sets are separated into five kinds of blocks like whole zeros, whole ones, min zero/min one, max ones and complement blocks. The blocks will be read based on the presence of 0s and 1s. The analysis made in the ISCAS89 benchmark circuit shows that the proposed method is more efficient and more flexible and produces a good compression ratio when compared to the existing methods.

Keywords

Data Compression, Code Based Compression, Min Zero - Min One Test Pattern, Test Patterns.

Full Text:

 |  (PDF views: 151)

References


  • Chandra A, Chakrabarty K. (2001) Frequency Directed Run-length (FDR) codes with application to system-on-chip test data compression. In the Proceedings of 19th Institute of Electrical and Electronics Engineers (IEEE) Very Large Scale Integration (VLSI) Test Symposium; 2001 Mar 29 – Apr 3. p. 42–7.
  • Kavousianos X, Kalligeros E, Nikolos D. Multilevel Huffman coding: an efficient test-data compression method for IP cores. Institute of Electrical and Electronics Engineers (IEEE) Transaction Computer Aided Design Integrated Circuits Systems. 2007; 26(6):1070–83.
  • Zhang L, Kuang J, You Z. (2010) Test data compression using four-coded and sparse storage for testing embedded core. In Algorithm and Architectures for Parallel Processing, Lecture Notes in Computer Science. 2010; 6082:434–43.
  • Wang SJ, Shu-MinLi K, Chen SC, Shiu HY, Chu YL. Scan-chain partition for high test-data compressibility and low shift power under routing constraint. Institute of Electrical and Electronics Engineers (IEEE) Transaction Computer- Aided Design Integrated Circuits Systems. 2009; (28)5:716–27.
  • Mu SP, Chao MC-T. Theoretical analysis for low-power test decompression using test-slice duplication. In the Proceedings of the 28th Very Large Scale Integration (VLSI) Test Symposium; 2010. p. 147–52.
  • Tsent WD, Lee LJ. Test data compression using multi-dimensional pattern run length codes. Journal of Electronic Testing. 2010; (26)3:393–400.
  • Czysz D, Kassab M, Lin X, Mrugalski G, Rajski J, Tyszer J. (2009) Low-power scan operation in test compression environment. Institute of Electrical and Electronics Engineers (IEEE) Transaction Computer-Aided Design Integrated Circuits Systems. 2009; (28)11:1742–55.
  • Chandra A, Chakrabarty K. How effective compression codes are used for reducing test data volume. In the Proceedings of the Institute of Electrical and Electronics Engineers (IEEE) Very Large Scale Integration (VLSI) Test Symposium; 2002. p. 91–6.
  • Chandra A, Chakrabarty K. System-on-chip data compression and decompression architecture based on Golomb codes. Institute of Electrical and Electronics Engineers (IEEE) Transaction Computer-Aided Design Integrated Circuits Systems. 2001; 20(3):355–68.
  • Chandra A et al. A unified approach to reduce SOC test data volume, scan power and testing time. Institute of Electrical and Electronics Engineers (IEEE) Transaction Computer-Aided Design Integrated Circuits Systems. 2003; (22)3:352–62.
  • Mehta U, Dasgupta KS, Devasrayee NM. (2009) Survey of test data compression techniques emphasizing code based schemes. Institute of Electrical and Electronics Engineers (IEEE) Transaction 12th Euromonic conference on Digital System Design/Architectures, Methods and Tools; 2009 Aug 27–29. p. 617–20.
  • Hashempour H, Lombardi F. Compression of VLSI test data by arithmetic coding. In the 19th Institute of Electrical and Electronics Engineers (IEEE) International symposium on Defect And Fault Tolerance (DFT) in Very Large Scale Integration (VLSI) systems; 2004. p. 150–7.
  • Tang H, Reddy SM, Pomeranz I. On reducing test data volume and test application time for multiple scan chain designs. In the Proceedings of International Test Conference (ITC) on Institute of Electrical and Electronics Engineers (IEEE). 2003 Sep 30 – Oct 2; 1:1079–88.
  • Feng J, Li G. A test data compression method for system-on-chip. In the Proceedings of the 4th Institute of Electrical and Electronics Engineers (IEEE) International Symposium on Electronic Design, Test and Applications; 2008 Jan 23–25. p. 270–3.
  • Nourani M, Tehranipour M. RL-Huffmann encoding for test compression and power reduction in scan application. Association for Computing Machinery (ACM) Transactions on Design Automation of Electronic Systems (TODAES). 2005 Jan; (10)1:91–115.
  • Rosinger P, Gonciari P, Al-Hashimi B, Nicolici N. (2001)Simultaneous reduction in volume of test data and power dissipation for System-on-chip. Electronics Letters. 2001; 37(24):1434–6.
  • Touba NA. Survey of test vector compression techniques. Institute of Electrical and Electronics Engineers (IEEE) Transaction Computer-Aided Design Integrated Circuits Systems. 2006; 23(4):294–303.
  • Zhan W, Liang H, Shi F et al. Test data compression scheme based on variable-to-variable length coding. Journal of Systems Architecture. 2007; 53(11):877–88.
  • Tehranipour M, Nourani M, Chakrabarty K. (2005) Nine-coded compression technique for testing embedded cores in SOCs. Institute of Electrical and Electronics Engineers (IEEE) Transaction Very large Scale Integrated Circuits (VLSI) Systems. 2005; 13(6):719–31.
  • Kavousianos X, Kalligeros E, Nikolos D. (2007) Optimal selective Huffmann coding for test data compression. Institute of Electrical and Electronics Engineers (IEEE) Transaction Computer-Aided Design Integrated Circuits Systems. 2007; 56(8):1146–52.
  • Hellebrand S, Wurtenberger A. Alternate run-length coding-a technique for improved test data compression. In the Proceedings of the 3rd Institute of Electrical and Electronics Engineers (IEEE) International Workshop on Test Resource Partitioning; Baltimore, MD, USA; 2002 October 10–11. p. 1–10.
  • Balasubramaniyan A, Saravanan S, Upadhyay HN. Run-length based efficient compression for system-on-chip. Journal of Artificial Intelligence. 2013; 6(1):107–11.
  • EL-Maleh AH. Test data compression for system-on-chip using extended frequency directed run-length code. IET Computers and Digital Techniques. 2008; (2)3:155–63.
  • Gopal PR, Saravanan S. Low power estimation on test compression technique for SOC based design. Indian Journal of Science and Technology. 2015 Jul; 8(14):1–5.
  • Priya NP, Saravanan S. (2016) Compressing of data using shifted frequency directed reference coding and MISR. Indian Journal of Science and Technology. 2016 Aug; 9(29):1–5.

Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.