Total views : 239

Multiple Scan Base Partitioning Technique to Increase the Throughput in VLSI Testing


  • School of Computing, SASTRA University, Thirumalaisamudram, Thanjavur – 613401, Tamil Nadu, India
  • School of Computing, Information Technology, SASTRA University, Thanjavur – 613401, Tamil Nadu, India


Among any testing methods, scan testing is very significant for both in built and external schemes. The performance of the system should get maintained so the throughput plays major role. This paper tells about the retaining data which is hold technique and the jump process is attached to improve the throughput in VLSI testing. In order to achieve better performance the throughput is achieved by transferring the data per time and this gets increased constantly. The data in the partitions shifted sequentially when scan condition is on and when it is off the data may get corrupted so the system invalidate the testing process, the loss may get increase. In-order to solve the problem the data should get retained when the scan condition is not activated and to this process the jump technique is connected. The jump process connects to the output port when the condition is off. When compared to the first stage hold process this multiple partitions is beneficial. The implemented technique helps for the priority data, data rate and also to increase the throughput value approximately 85% to 87% as the clock frequency get reduced in the testing side. The area is reduced by 23.01% with the help of ISCAS benchmark circuit S5378when compared to the first stage hold technique where the benchmark helps to test the system.


Hold Technique, Jump Technique, Multiple Scan Base Partition, Throughput, VLSI Testing.

Full Text:

 |  (PDF views: 186)


  • Gopal PR, Saravanan S. Low power estimation on test compression technique for SoC based design. Indian Journal of Science and Technology. 2015 Jul; 8(14):1–5. DOI: 10.17485/ijst/2015/v8i14/61848.
  • Kang W, Lim H, Kang S. Scan Cell reordering algorithm for low power consumption during scan-based testing. 2014 International SoC Design Conference (ISOCC); 2014 Nov. p. 300–1.
  • Lee H, Lee J, Lim H, Kang S. A scan segment skip technique for low power test. 2015 International SoC Design Conference (ISOCC).2015 Jun; 5(3):1–9.
  • Ranganayakulu A, Prasad KS. Sub word partitioning and signal value based clock gating scheme for low power VLSI applications. International Journal of Current Engineering and Technology.2015; 5(3):1762–70.
  • Singh H, Singh S. Algorithm for power minimization in scan sequential circuits. International Journal of Current Engineering and Scientific Research. 2014; 1(3):1–7.
  • Lim H, Kang W, SeoS, Lee Y, Kang S. Low power scan bypass technique with test data reduction. IEEE 16th International Symposium on Quality Electronic Design; 2015 Mar. p. 173–6.
  • Bhunia S, Mahmoodi H, Raychowdhury A, Roy K. First level hold: a novel low-overhead delay fault testing technique. 19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT’04); 2004 Oct. p. 314–15.
  • Gowthami MR, Ram BVB,Harish G, Yelampalli S. Modified low power scan based technique. 2015 19th International Symposium on VLSI Design and Test (VDAT); 2015 Jun. p. 1–5.
  • Almukhaizim S, Sinanoglu O. Dynamic scan chain partitioning for reducing peak shift power during test. IEEE Transactions On Computer-Aided Design of Integrated Circuits and Systems.2009 Mar; 28(2):298–302.
  • Saravanan S, Sowmiya G, Sai RV. Design and analysis of reduced test power in scan based design. International Journal of Engineering and Technology. 2013 Apr:692–5.
  • Zhang J, Zhang T, Zuo Q. Multi-phase clock scan technique for low test power. HDP ‘07. International Symposium on High Density packaging and Microsystem Integration; 2007 Jun. p. 1–5.
  • Tudu JT, Larsson E, Singh V, Agrawal VD. On minimization of peak power for scan circuit during test. European Test Symposium; 2009 May:25–30.
  • Wu T, Zhou L, Liu AH. Scan-shift power reduction based on scan partitioning and Q-D connection. The Seventh International Conference on Advances in Circuits, Electronics and Micro-electronics IARIA; 2014. p. 21–5.
  • Mistry J, Myers J, Al-Hashimi BM, Flynn D, Biggs J. Active mode subclock power gating. IEEE Transaction on Very Large Scale Integration (VLSI) systems. 2014 Sep; 22(9):1898–1908.
  • Yang MH, Kim T, Kim Y, Kang S. Segmented scan architecture using segment grouping for test cost reduction. International SoC Design Conference. 2008 Nov; 1:379–82.
  • Katoh K, Namba K, Hideo I. A low-area and short-time scan-based embedded delay measuremen using signature registers. 2010 International Symposium on VLSI Design Automation and Testing; 2010 Apr. p. 311–14.
  • Jayagowri R. Techniques for low power and area optimized VLSI testing using novel scan flip-flop. International Journal of Computer Applications. 2015 Mar; 113(5):22–8.
  • Ramesh P, Rao DN, Rao KS. Low power testing techniques for ultra power-based SoC system. International Journal of Conceptions on Electronics and Communication Engineering. 2015 Apr; 3(1):47–51.
  • Ramya C, Saravanan S. Rectifying various scan-based attacks on secure IC’s. Indian Journal of Science and Technology. 2015 Jul;8(13):1–6.DOI: 10.17485/ijst/2015/v8i13/61856.
  • Saravanan S, Upadhyay RHN, Sai V. Higher test pattern compression for scan based test vectors using weighted bit position method. ARPN Journal of Engineering and Applied Sciences. 2012 Mar; 7(3):256–9.


  • There are currently no refbacks.

Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.