Total views : 287
Cell Stability and Power Reduction using Dynamic Isolated Read Static Random Access Memory
The channel scaling attains the overflow current at the transistor, which impacts on power indulgence. In order to attain reduced power and delay, the devices are assumed to decrease its size. Then transistors size can also be changed. In this paper the unique dynamic isolated read SRAM has been projected for dropping the total power. By linking, the cell with 6T and NC SRAM in numerous features, high constancy and decreased power is achieved by the curvature N (noise) method, which is done when the system is in active mode. The values are calculated with the voltage of 1.8 which reduces 90% of power than the 6T, and 18% of power is reduced than the 8T SRAM cell, and 30% of leakage current is reduced as compared to 6T cell. Thus when related to the existing SRAM, the cell consumes less power and without any distortion the cell stores the data. Also the constancy of the cell is improved when compared with the other cell. The waveform result shows that the cell attains enhanced stability and reduction in overflow using the cadence virtuoso technology of 180 nm.
Curvature-noise, Stability, Static Current Noise Margin, Static Voltage Noise Margin, Write Trip Point.
- Gomase S, Tijare A, Kakde S. Stability analysis of SRAM cell for energy reduction using deep sub-micron technology. International Conference on Electronics and Communication Systems (ICECS); 2015. p. 739–45.
- Jain A, Sarkar SK, Saha P. Analytical modeling of read noise margin of a CNFET based 6T SRAM cell. Analog Integrated Circuits and Signal Processing. 2015 Jun; 83(3):369–76.
- Reid D, Ding J, Asenov P, Millar C, Asenov A. Influence of transistors with BTI induced aging on SRAM write performance. IEEE Transactions On Electron Devices. 2015; 62(10):3133–8.
- Takeda K, Ikeda H, Hagihara Y, Nomura M, Kobatake H. Redefinition of write margin for next generation SRAM and write margin monitoring circuit solid-state circuits conference, 2006. ISSCC 2006. Digest of Technical Papers; 2006. p. 2602–11.
- Kiran PNV, Saxena N. Design and analysis of different types SRAM cell topologies. 2015 2nd International Conference on Electronics and Communication Systems (ICECS); 2015. p. 167–73.
- Razavipour G, Afzali-Kusha A, Pedram M. Design and analysis of two low-power SRAM cell structures. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2009; 17(10):1551–5.
- Do A-T, Yeo K-S, Kim, T.T.-H. A 32kb 9T SRAM with PVT tracking read margin enhancement for ultra-low voltage operation. 2015 IEEE International Symposium on Circuits and Systems (ISCAS); 2015. p. 2553–6.
- Dhanumjaya K, Sudha M, Prasad MNG, Padmaraju K. Cell stability analysis of conventional 6t dynamic 8t sram cell in 45nm technology. International Journal of VLSI Design and Communication Systems (VLSICS). 2012 Apr; 3(2).
- Kim CH, Kim J-J, Mukhopadhyay S, Roy K. A forward body-biased low-leakage SRAM cache: device, circuit andarchitecture considerations. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2005; 13(3):349–57.
- Saravanan S, Prakash G. Efficient memory built in self-test for embedded SRAM using PA algorithm. International Journal of Engineering and Technology. 2013; 5(2):944–8.
- Saravanan S, Vennelakanti S. Design and analysis of low power memory built in self-test architecture for SoC based design. Indian Journal of Science and Technology. 2015; 8(14):62710–6.
- Elakkumanan P, Narasimhan A, Sridhar R. NC- SRAM- a low leakage memory circuit for ultradeep submicron designs. SOC Conference, 2003. Proceedings. IEEE International [Systems-on-Chip]; 2003. p. 3–6.
- Wann C, Wong R, Frank DJ, Mann R, Ko S-B, Croce P. SRAM cell design for stability methodology. IEEE VLSI-TSA International Symposium on VLSI Technology; 2005. p. 21–2.
- Sharma V, Catthoor F, Dehaene W. SRAM bit cell optimization SRAM design for wireless sensor networks. Analog Circuits and Signal Processing; 2013.
- Grossar E, Stucchi M, Maex K, Dehaene W. Read stability and write-ability analysis of SRAM cells for nanometer technologies. IEEE Journal of Solid-state Circuits. 2006; 41(11):2577–88.
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.