Total views : 312

Low Power Clock Gating Method with Subword based Signal Range Matching Technique


  • KITS, Markapur – 523316, Andhra Pradesh, India
  • JNTUCEK, Kakinada - 533003, Andhra Pradesh, India


Low power VLSI is key technology area enabling battery powered applications. The research work given here presents clock gating scheme based on signal range comparison for low power VLSI. The work at first stage is applied to FIR architectures. Further in second stage to study the usability of the proposed technique both in ASIC and FPGA applications, circuit level simulation is also carried out. Low power validation of the proposed clock gating scheme at circuit level is simulated at 130 nm technology using SPICE tools. Analyses are carried out to study the effectiveness of the clock gating scheme with respect to the presence of information in given 2's complement signal. In final stage to demonstrate an application for the clock gating scheme, the FIR filter is extended towards realizing the real time signal correlator consisting a Finite State Machine (FSM). All the blocks of filters and correlator are simulated initially through Modelsim and results are verified. Xilinx ISE tools are used to verify the synthesis aspects. Power analysis is carried out using Xilinx X power tool. The transposed FIR is more suitable for VLSI implementation and demonstrates power saving of 47% when compared with non clock gating based scheme. In circuit simulation results tt is observed that 21% of power saving is possible a teach subword register stage with the proposed clock gating scheme under 50% of probability for NO-Information (NOI) input signal conditions. The subword clock gated correlator results show power saving of 34% under given signal conditions. The research demonstrates improved clock gating mechanism suitable for most of DSP applications. The proposed clock gating scheme can be more effective in the context when signal is with less amplitude or for narrow band signal applications. The work finds application is several future low power VLSI applications.


Correlator, Dynamic Power, Subword Register, SPICE Power Analysis.

Full Text:

 |  (PDF views: 335)


  • Ranganayakulu A, Satya Prasad K. Subword partition based data driven clock gating scheme for low power VLSI design. International Journal of Computer Applications. 2014 Dec; 108(14):1-6.
  • Ranganayakulu A, Prasad KS. Sub word Partitioning and signal value based clock gating scheme for low power VLSI applications. International Journal of Current Engineering and Technology. 2015 Jun; 5(3):1-9.
  • Ranganayakulu A, Prasad KS. Low power correlator using signal range and sub word based clock gating scheme. International Journal of Hybrid Information Technology. 2016; 9(3):159-70.
  • Oklobdzija VG. Digital System Clocking – High-Performance and Low-Power Aspects. New York, NY, USA: Wiley; 2003.
  • Wimer S, Albahari A. A look-ahead clock gating based on auto-gated flip-flops. IEEE Transactions on Circuits and Systems I: Regular Papers. 2014 May; 61(5):1465-72.
  • Brooks D, Bose P, Schuster S, Jacobson H, Kudva P, Buyuktosunoglu A, Zyuban V, Gupta M, Micro P. Architecture: Design gook, power-aware and challenge modelling for next-generation microprocessors. IEEE Micro. 2010 NovDec; 20(6).
  • Shen W, Cai Y, Hong X, Hu J. Activity and register placement aware gated clock network design. Proceedings of ISPD; 2008. p. 182–9.
  • Design notes Synopsys Design Compiler. 2013. Available from:
  • FPGA-based Prototyping Methodology Manual. Synopsys, Inc.; 2011.
  • Pedram M, Abdollahi A. Low-power RT-level synthesis techniques: A tutorial. IEE Proceedings on Computers and Digital Techniques; 2005 May 6; 152(3):333-43.
  • Li L, Choi K. Selective clock gating by using wasting toggle rate. IEEE International Conference on Electro/Information Technology; Windsor, ON. 2009. p. 399-404.
  • Lang T, Musoll E, Cortadella J. Individual flip-flops with gated clocks for low power datapaths. IEEE TCAS-II: Analog and Digital Signal Processing. 1997; 44(6):507-16.
  • Bonanno A, Bocca A, Macii A, Macii E, Poncino M. Data driven clock gating for digital filters. Integrated Circuit and System Design Power and Timing Modelling, Optimization and Simulation. 2003; 96-105.
  • Li L, Choi K. Activity-driven optimized bus-specificclock-gating for ultra-low-power smart space applications. IET Commun. 2011; 5(17):2501–8.
  • Wang W, Tsao YC, Choi K, Park S, Chung MK. Pipeline power reduction through single comparator-based clock gating. International SoC Design Conference (ISOCC); 2009. p. 480-3.
  • Sahni K, Rawat K, Pandey S, Ahmad Z. Power optimization of communication system using clock gating technique. 5th International Conference on Advanced Computing and Communication Technologies (ACCT); 2015 Feb 21-22. p. 375-8.
  • Kavali K, Rajendar S, Naresh R. Design of low power adaptive pulse triggered flip-flop using modified clock gating scheme at 90 nm Technology.
  • Gupta N. Clock power analysis of low power clock gated arithmetic logic unit on different FPGA. International Conference on Computational Intelligence and Communication Networks (CICN); 2014 Nov 14-16. p. 913-6.
  • Anand N, Joseph G, Oommen SS. Performance analysis and implementation of clock gating techniques for low power applications. International Conference on Science Engineering and Management Research (ICSEMR); 2014 Nov 27-29. p. 1-4.
  • Warrier R, Vun CH, Zhang W. A low-power pipelined MAC architecture using Baugh-Wooley based multiplier. IEEE 3rd Global Conference on Consumer Electronics (GCCE); 2014 Oct 7-10. p. 505-6.
  • Wimer S, Koren I. Design flow for flip-flop grouping in data-driven clock gating. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2014 Apr; 22(4):771-8.
  • Park YS, TaoY, Zhang Z. A fully parallel non-binary LDPC decoder with fine-grained dynamic clock gating. IEEE Journal of Solid-State Circuits. 2015 Feb; 50(2):464-75.
  • Bezati E, Brunet SC, Mattavelli M, Janneck JW. Coarse grain clock gating of streaming applications in programmable logic implementations. Proceedings of the Electronic System Level Synthesis Conference (ESLsyn); CA. 2014 May 31-June 1. p. 1-6.
  • Murlidharan V, Vignesh M, Varatharaj M. Clock gating based on auto-gated flip-flops. IEEE Transactions on Circuits and Systems I: Regular Papers. 2014; 61(5):1465-72.
  • Kulkarni R, Kulkarni SY. Implementation of clock gating technique and performing power analysis for processor engine (ALU) in network processors. International Conference on Electronics and Communication Systems (ICECS); 2014 Feb 13-14. p. 1-5.
  • Savoj H, Berthelot D, Mishchenko A, Brayton R. Combinational techniques for sequential equivalence checking. Formal Methods in Computer-Aided Design (FMCAD); 2010 Oct 20-23. p. 145-9.
  • Chaudhary H, Goyal N, Sah N. Dynamic power reduction using clock gating: A Review. IJECT. 2015; 6(1):1-5.
  • Prakash NR, Akash. Clock Gating for dynamic power reduction in synchronous circuits. 2013; 4(5):1-4.
  • Kaushik PG, Gulhane SM, Khan AR. dynamic power reduction of digital circuits by clock gating. International Journal of Advancements in Technology. 2013 Mar; 4(1).
  • Koteswara Rao D, Pale TR. Low power register design with integration clock gating and power gating. International Journal of Application or Innovation in Engineering and Management. 2014; 3(10):1-6.
  • Emnett F, Biegel M. Power Reduction through RTL Clock Gating. San Jose: SNUG; 2000. p. 1-11.
  • Kathuria J, Ayoubkhan M, Noor A. A review of clock gating techniques. MIT International Journal of Electronics and Communication Engineering. 2011; 1(2):1-9.
  • Hariharan K, Jaya Kumar C. Clock gating for low power circuit design by Merge and split methods. IOSR Journal of Engineering. 2012; 2(4):1-5.
  • Kamaraju M, Chinavenkateswararao G. Low power reduced instruction set architecture using clock gating technique. International Journal of VLSI Design and Communication Systems (VLSICS). 2013; 4(5):1-17.
  • Strollo AGM, Napoli E, De Caro D, New clock-gating techniques for low-power flip-flops. Proceedings of International Symposium on Low Power Electronics and Design (ISLPED); 2000. p. 114-9.
  • Chang X, Zhang M, Zhang G, Zhang Z, Wang J. Adaptive clock gating technique for low power IP core in SoC design. IEEE International Symposium on Circuits and Systems; 2007. p. 2120-3.
  • Kshirsagar S, Mali MB. A review of clock gating techniques in low power applications. International Journal of Innovative Research in Science, Engineering and Technology. 2015; 4(6):1-5.
  • Aksoy L, Lazzari C, Costa E, Flores P, Monteiro J. Design of digit-serial FIR filters: Algorithms, architectures and a CAD tool. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2013 Mar; 21(3):498-51.
  • Warrier R, Vun CH, Zhang W. A low-power pipelined MAC architecture using Baugh-Wooley based multiplier. IEEE 3rd Global Conference on Consumer Electronics (GCCE); 2014 Oct 7-10. p. 505-6.
  • Zhang Y, et al. Automatic register transfer level cad tool design for advanced clock gating and low power schemes. International SoC Design Conference (ISOCC); Jeju Island. 2012. p. 21-4.
  • Akasaka H, Yanagisawa M, Togawa N. Energy-efficient high-level synthesis for HDR architectures with clock gating. International SoC Design Conference (ISOCC); Jeju Island. 2012. p. 135-8.
  • Li L, Choi K. Selective clock gating by using wasting toggle rate. IEEE International Conference on Electro/Information Technology (EIT’09); 2009. p. 399-404.
  • Ravi S, Sinha S, Adithyan R, Kittur HM. Design and analysis of clock gating elements. Indian Journal of Science and Technology. 2016 Feb; 9(5). Doi no:10.17485/ijst/2016/ v9i5/87184.


  • There are currently no refbacks.

Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.