Total views : 194
Timing Aware IR Drop Analysis in Microprocessor without Interlocked Pipelined Stage (MIPS) Design using Power/Ground Padding
Objectives: In this paper, the authors perform the physical design flow of Microprocessor without Interlocked Pipelined Stage MIPS, which is register based architecture in detail which aims to minimize IR drop in pre-circuit stage. The intent of this work is to analyze the IR drop and to make sure that the power supply is delivered across the entire chip. Technology shrinking makes it difficult to deliver complete supplied voltage to all the placed standard cells. And it becomes difficult to meet the slack time. The placement algorithm has also been proposed in the work. Methods/Statistical Analysis: The switching activity of the clock signal dynamically varies the IR drop at each buffer. Hence, depending on the level of IR drop, the current delivered by the buffers will be varied. This has led to the fluctuation of the supply voltage, which in turn causes variations in the delay, skew and slew rates. These effects necessitate the detailed timing analysis of the circuit. It can be observed that 10% IR drop causes an increase in delay of about 5% to 10%. Findings: The Register Transistor Level of MIPS design has been converted into net-list using Cadence Encounter RTL Compiler. The net-list is imported in Encounter GDSII for the Physical Designing. The Cadence Encounter Digital Implementation (EDI) used in the paper is 90 nm technology. The floor plan results of the design shows that the cells utilization is 70% and rest of the 30% is left for routing the design. The fly-line analysis is done in floor-planning stage to estimate the placement of the logic cells. The core utilization is 69% while the distance between the core and die is10 μm. The circuit is operated with the supply voltage 1.628 V and the IR drop analysis has been performed to all the standard cells in the design. The design also meets Slack time, Setup time, Hold time. Thus the Timing Aware IR drop has been analyzed in the paper. The MIPS design operates at 100 MHz Frequency. The MIPS design shows an appreciable decrease in the turnaround time which is 2.38 ns. Application/Improvements: The physical design of MIPS gives better IR drop and turnaround time. Power consumption in pre-placement, post-placement of the design is reported to be 11.37 mW and 11.77 mW.
Cadence Encounter, IR Drop Analysis, MIPS, Physical Design.
- Rius J. IR-drop in on-chip power distribution networks of ICs with non-uniform power consumption. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2013 Mar; 21(3):512–22.
- Saleh R, et al. Clock skew verification in the presence of IR drop in the power distribution network. IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems. 2000 Jun; 19(6):635–44.
- Sun P, Li X, Ting MY. Efficient incremental analysis of on-chip power grid via sparse approximation. Proceedings 48th ACM Design Automation Conference; New York. 2011. p. 676–81.
- Zhu Q. Power distribution network design for VLSI. 2005. p. 1–8. ISBN: 978-0-471-65720-0.
- Yeh CY, Merek-Sadowska MJ. Timing-aware power-noise reduction in placement. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2007 Mar; 26(3):527–41.
- Eireiner M, Henzler S, Missal T, Berthold J, Schmitt-Landsiedel D. Power supply network design: A case study driven approach. Advances in Radio Science; 2007. p. 1–6.
- Malathy K, Justus Rabi B. A novel VLSI based Radix-2 Single Path Delay Commutator (R2SDC) FFT architecture design. Indian Journal of Science and Technology. 2016 Mar; 9(11):1–6.
- Kalaivani D, Karthikeyen S. VLSI implementation of area-efficient and low power OFDM Transmitter and Receiver. Indian Journal of Science and Technology. 2015 Aug; 8(18):1–6.
- Available from: Website: web.cecs.pdx.edu
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.