Total views : 184

A Novel Innovation of Analyzing Various Methods and Techniques using WirelessHART for Low Power Consumption


  • Vels University, Chennai – 600117, Tamil Nadu, India
  • Dr. M.G.R Educational and Research Institute, Chennai – 600095, Tamil Nadu, India
  • St. Joseph College, Chennai – 600119, Tamil Nadu, India


Objectives: In recent years WirelessHART in sensor networks has gained significant importance. This significance is due to the enormous application of the distributed environment. Methods/Statistical Analysis: Since the computation for utilization of wireless technology in today’s environment plays an important role. The HART protocol in the distributed environment makes energy efficient design particularly challenging. Most of the automation networks in process industry based on location of field devices. Industrial requirements on wireless technologies have the high demand to focus on reliable and robust communication. Findings: Here we summarize the main factor that adopts different methods and techniques with clustering schemes for implementation work. We have also highlighted the benefits of WirelessHART in various fields.


Sensor Nodes, WirelessHART, Wireless Technologies.

Full Text:

 |  (PDF views: 152)


  • Hanson MA, Powell HC, Barth AT. Body area sensor networks challenges and opportunities. University of Virginia.IEEE Computer Society; 2009. p. 1–8.
  • Pigan R, Metter M. Automating with PROFINET. 2nd ed.
  • Hoboken, NJ, USA: Wiley; 2008.
  • Nobre M, Silva I, Guedes L. Reliability evaluation of WirelessHART under faulty link scenarios. Proceedings of the 12th IEEE International Conference on Industrial Informatics; Porto Alegre, Brazil. 2014. p. 676–82.
  • Lennvall T, Svensson S, Hekland F. A comparison of WirelessHART and ZigBee for Industrial Applications. IEEE Paper; Dresden. 2008. p. 85–8.
  • Nandal A, Vigneswaran T, Rana AK. Booth multiplier using reversible logic with low power and reduced logical complexity. Indian Journal of Science and Technology. 2014 Jan; 7(4):525–9.
  • Gomes SV, Sasipriya P, Bhaaskaran VSK. A low power multiplier using a 24-Transistor latch adder. Indian Journal of Science and Technology. 2015 Aug; 8(18):1–5.


  • There are currently no refbacks.

Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.